A Novel Sub-threshold 10T SRAM bitcell
A130nmSub-VTPower-GatedProcessorForBodySensorNetworkApplications
ACS
ACTION
Accelerators
Active Projects
ActiveProjects
AdvancedSequences
AnalogEnvironmentSim
AndrewPearsonSandersDeNardiECE6502Project
AndrewPearsonhow
AnuragNigamSTT-RAM-DAT
AnuragProposal
AnuragReport
AnuragReview
AssistMain
AssistRev 1
AssistRev0
AssistRev1
AsynchronousNCLNoC
AsynchronousNCLViterbi
BASN SRAM
BASNchip
BASNchip ADESTO
BSN
BSN - Body Sensor Node
BSNClock
Batman HarleyQuin
Batman Joker
Batman Riddle
BehavioralCompiler
BenGroupLachGroupSeatingArrangement
Benchmarking
Bengroup Weekly Presenter
BengroupDocs
BengroupGoogleDrive
BengroupWebsite
BengroupWikiAdmin
BiblioBMEMain
BiblioBodyAreaNetworks
BiblioCircuitsClocksAndTimingMain
BiblioCircuitsFaultToleranceNepalDAC05
BiblioCircuitsInterconnectMain
BiblioCircuitsInterconnectMeindlCSE03
BiblioCircuitsInterconnectNaeemiISSCC01
BiblioCircuitsInterconnectSrinivasaraghavanISVLSI03
BiblioCircuitsMain
BiblioCircuitsMemoryMain
BiblioCircuitsModelingMain
BiblioCircuitsModelingMeindlJSSC00
BiblioECEMain
BiblioInstrumentationAndMeasurement
BiblioInstrumentationAndMeasurementRauthIAMM05
BiblioInstrumentationAndMeasurementSchmalzelIAMM05
BiblioMain
BiblioRFMainAntennas
BiblioRFMainCircuits
BiblioRFMainMatching
BiblioSoCsMain
BiblioSoCsMultiCorePhamJSSC06
BitcellLayoutTutorial
Body connection
COTS
CVSForHplp
CadenceDigitalDesignSynthesisFlow
CadenceGDSStreamIN
CadencePlots
ChangingTech
ChannelMaskOperation
Chip Tapeouts
ChipBondingTutorial
ChipInventory
ChipTapeouts
ChipTasks
Class Details
ClassECE363Spring08
ClassECE363Spring08OffHrs
ClassECE363Spring08PSet1
ClassECE363Spring08PSet2
ClassECE363Spring08ProjectQA
ClassECE363Spring08ProjectSlacker
ClassECE363Spring08ProjectSubCkts
ClassECE363Spring08ProjectTeam1
ClassECE363Spring08ProjectTeam2
ClassECE363Spring08ProjectTeam3
ClassECE363Spring08ProjectTeam4
ClassECE363Spring08ProjectTeam7
ClassECE363Spring08ProjectTeamCarRamrod
ClassECE363Spring09
ClassECE3663
ClassECE3663Spring10
ClassECE3663Spring10ProjectQA
ClassECE3663Spring10ProjectSubCkts
ClassECE3663Spring10ProjectTeamADD
ClassECE3663Spring10ProjectTeamMUX
ClassECE3663Spring10ProjectTeamNAND
ClassECE3663Spring10ProjectTeamNOR
ClassECE3663Spring10ProjectTeamXOR
ClassECE3663Spring11
ClassECE3663Spring12
ClassECE3663Spring12ProjectQA
ClassECE3663Spring12ProjectSubCkts
ClassECE3663Spring13
ClassECE3663Spring13/ClassECE3663Spring13Project1
ClassECE3663Spring13/ClassECE3663Spring13ProjectAwesome
ClassECE3663Spring13/ClassECE3663Spring13ProjectBLT
ClassECE3663Spring13/ClassECE3663Spring13ProjectDICsieChicks
ClassECE3663Spring13/ClassECE3663Spring13ProjectDSPALU
ClassECE3663Spring13/ClassECE3663Spring13ProjectOC
ClassECE3663Spring13/ClassECE3663Spring13ProjectTeamGouda
ClassECE3663Spring13ProjectQA
ClassECE3663Spring14
ClassECE3663Spring14ProjectQA
ClassECE3663Spring14ProjectSubCkts
ClassECE432Fall07
ClassECE432Fall07Group
ClassECE432Fall07Group1
ClassECE432Fall07Group2
ClassECE432Fall07Group3
ClassECE432Fall07GroupA
ClassECE432Fall07GroupPages
ClassECE432Fall07ProblemSet7
ClassECE432Fall07ProjectQA
ClassECE432Fall08
ClassECE432Fall081
ClassECE432Fall082
ClassECE432Fall083
ClassECE432Fall08GroupPages
ClassECE4332
ClassECE4332Fall09
ClassECE4332Fall09Group3
ClassECE4332Fall09Group4
ClassECE4332Fall09GroupAwesome
ClassECE4332Fall09GroupDYHRSRAM
ClassECE4332Fall09GroupPages
ClassECE4332Fall10
ClassECE4332Fall10GroupPages
ClassECE4332Fall10ProjectTeam2
ClassECE4332Fall10ProjectTeamXOR
ClassECE4332Fall11
ClassECE4332Fall11GroupPages
ClassECE4332Fall11ProjectTeam1
ClassECE4332Fall12
ClassECE4332Fall12Group LOS TohmALES CALIeNTES
ClassECE4332Fall12Group Los Tohmales Calientes
ClassECE4332Fall12GroupPages
ClassECE4332Fall13
ClassECE4332Fall13GroupInnovationMeetingMinutes
ClassECE4332Fall13GroupPages
ClassECE4332Fall13GroupVeryLargeScaleEngineers
ClassECE4332Fall13Innovation
ClassECE4332Fall13InnovationMeetingMinutes
ClassECE4440
ClassECE563
ClassECE563Fall06
ClassECE563Fall200664bAdderOPL
ClassECE563Fall2006OptimalProcess
ClassECE563Fall2006SRAM
ClassECE563Fall2006SubVTAdiabaticAdder
ClassECE563Fall2006SubVTSRAM
ClassECE563Fall2006TempAwareCircuits
ClassECE563ToolAccess
ClassECE563ToolTutorials
ClassECE563ToolTutorialsUnix1
ClassECE563Tools
ClassECE563WaveformWindowCalculator
ClassECE632Fall07
ClassECE632Fall07Group OutputPredictionLogic-MethodologyAndTheEffectOfComponentVariation
ClassECE632Fall07Group1DCDCconverter
ClassECE632Fall07Group3LeakageReductionAnalysis
ClassECE632Fall07GroupCurrentSenseAmp
ClassECE632Fall07GroupEffectsofVarianceonOutputPredictionLogic
ClassECE632Fall07GroupPages
ClassECE632Fall07GroupSubthresholdStandardCellAnalysisTool
ClassECE632Fall07OPLVariance
ClassECE632Fall07ProblemSet2
ClassECE632Fall07ProjectQA
ClassECE632Fall08
ClassECE632Fall08GroupCM
ClassECE632Fall08GroupDVS
ClassECE632Fall08GroupPages
ClassECE632Fall08GroupReconfigurableAdders
ClassECE632Fall08GroupSER
ClassECE632Fall08GroupSerialArchitectureDesign
ClassECE632Fall08GroupTP
ClassECE6332
ClassECE6332Fall09
ClassECE6332Fall09GroupACETLSRAM
ClassECE6332Fall09GroupHardwareBasedTrueRNG
ClassECE6332Fall09GroupLayoutMigration
ClassECE6332Fall09GroupLayoutMigrationDesignReview2
ClassECE6332Fall09GroupLeakageReductionFPGA
ClassECE6332Fall09GroupNeuron
ClassECE6332Fall09GroupPages
ClassECE6332Fall09GroupSubthresholdRegister
ClassECE6332Fall09GroupTwoPhase
ClassECE6332Fall10
ClassECE6332Fall10Group
ClassECE6332Fall10GroupClockGenerator
ClassECE6332Fall10GroupDualVddPTL
ClassECE6332Fall10GroupPages
ClassECE6332Fall10GroupPagesDualVTH
ClassECE6332Fall10GroupVariationandAgingMonitor
ClassECE6332Fall11
ClassECE6332Fall11FPGAInterconnect
ClassECE6332Fall11GroupExample
ClassECE6332Fall11GroupPages
ClassECE6332Fall11NTC
ClassECE6332Fall12
ClassECE6332Fall12Group-Fault-Tolerant Reconfigurable PPA
ClassECE6332Fall12Group-MTCMOS Design
ClassECE6332Fall12Group-Power Aware Block Array Imprecise Multiplier
ClassECE6332Fall12Group-Power Aware Block Block based Imprecise Multiplier
ClassECE6332Fall12Group-Printed Electronics PDK
ClassECE6332Fall12Group-Robust Sub-threshold FPGA Interconnect Design
ClassECE6332Fall12Group-SubThresholdDesign
ClassECE6332Fall12Group-The Sub-threshold Group
ClassECE6332Fall12Group-The Voltage Transients Sensor Group
ClassECE6332Fall12Group-Tutorial-Adding a New Device
ClassECE6332Fall12Group-Tutorial-Adding a New Layer
ClassECE6332Fall12Group-Tutorial-Adding a New Model
ClassECE6332Fall12Group-Tutorial-Adding a New PCell
ClassECE6332Fall12Group-Tutorial-Compiling/Installing Layout2Bitmap (L2B)
ClassECE6332Fall12Group-Tutorial-Converting Cadence Virtuoso Files to GDS II Files
ClassECE6332Fall12Group-Tutorial-Editing Design Rules
ClassECE6332Fall12Group-Tutorial-Editing Layout Versus Schematic (LVS) Rules
ClassECE6332Fall12Group-Tutorial-Going from GDSII to Bitmap in L2B
ClassECE6332Fall12Group-Tutorial-Installing OPDK
ClassECE6332Fall12Group-Tutorial-Setting up OPDK for L2B
ClassECE6332Fall12Group-Variation Immunity in Sub-Threshold Operation
ClassECE6332Fall12Group-VariationTolerantRegister
ClassECE6332Fall12Group-a Recursive Structure Power-Aware Block based Imprecise Multiplier
ClassECE6332Fall12GroupExample
ClassECE6332Fall12GroupPages
ClassECE6332Fall13
ClassECE6332Fall13BoudaoudLukas
ClassECE6332Fall13GroupExample
ClassECE6332Fall13GroupPages
ClassECE6332Fall13LeachPeng
ClassECE6332Fall13WeinbergWhetzel
ClassECE6332Fall13YahyaPatel
ClassECE6332Fall1FPGAInterconnect
ClassECE6332Fall1STT-LowPowerDLL
ClassECE6332Fall1STT-RAMToolset
ClassECE6332Fall1VDDStacking
ClassECE6332FallTheStudyOfStrainedSiTransistor
ClassECE6502
ClassECE6502Spring10
ClassECE6502Spring12
ClassECE6502Spring14
ClassECE686
ClassECE686Fall06
ClassECE686Fall06ApalaProject
ClassECE686Fall06CabeProject
ClassECE686Fall06GenericMemory
ClassECE686Fall06JerryProject
ClassECE686Fall06JiajingProject
ClassECE686Fall06Library
ClassECE686Fall06MMBackendFlow
ClassECE686Fall06Memory
ClassECE686Fall06NohlProject
ClassECE686Fall06PuticProject
ClassECE686Fall06SOCKSFlow
ClassECE686Fall06SynthesizeS1
ClassECE686Fall06TarjanProject
ClassECE687BANs
ClassECE687BANsSpring08
ClassECE687BANsSpring08Presentations
ClassECE7332
ClassECE7332Spring11
ClassECE7332Spring11 Comparison
ClassECE7332Spring11 FinalPLLDesign
ClassECE7332Spring11 PS3Plots
ClassECE736Spring09
ClassECEClasses
ClassPresentationsAatmesh
ClassPresentationsAlicia
ClassPresentationsKaushik
ClassPresentationsYanqing
CodingMapleTA
CodingMapletaGotchas
CodingRandomTF
ComputerExceedMain
ComputerExceedWindow
ComputerLaTeXMain
ComputerMain
ComputerMicrosoftMain
ComputerMicrosoftWordOverline
ComputerPublicLinks
ComputerShellsMain
ComputerShellsTcshMain
ComputerSoftwareMain
ConvertingToSantana
CordicTesting
DVSDFSDeliberatePractice
DeadTime
Debugging
DeliberatePractice
DeliberatePracticeFiveMinuteTalk
DeliberatePractivePapersVariationSubVt
Delta
Demos
DeptECEMain
Designware
DxDesigner
EAGER
ECE3663S14GroupAND
ECE3663S14GroupNAND
ECE3663S14GroupNOR
ECE3663S14GroupXOR
ECE6502CadenceVsSynopsis
ECE6502FPGASynthesis
ECE6502Projects
ECE6502Spring12
ECEComputingHowTo
ECEDeptMinoritiesAndWomenOwned
ECEDeptPTAO
ECEVinoGroup
EmbedFonts
EncounterBitslice
Energy HeaderW
Energy Management Solutions for ULP SoCs
EnergyCalculationMethods
EvanVaughanASICProject
Everest
EverestTestPlan
Examples
FPGA
FabScalar
Fed-Proposal
Fed-final
Fed-in-progress
FigureTutorial
File:01.png
File:01564342.pdf
File:02.png
File:03.png
File:04.png
File:05.png
File:06.png
File:0605037v4.pdf
File:062610.des.encounter.zip
File:07.png
File:08.png
File:09.png
File:1-bit AND.png
File:1.6V.png
File:1.JPG
File:1.png
File:10.png
File:11 ADD PRESENTATION and PAPER.zip
File:11 gate inv ringosctb.png
File:11.png
File:12.png
File:13.png
File:130.png
File:130nm bulk.pm
File:14.png
File:144package.pdf
File:14T-adder.png
File:15.png
File:16-bit KSA Cadence.png
File:16-bit KSA-TB Cadence.png
File:16-bit KSA.jpg
File:16-bit Kogge-Stone Adder.png
File:16-bit MCLA.jpg
File:16-bit SSA Cadence.png
File:16-bit SSAwI Cadence.png
File:16Bit graph Simvision better.PNG
File:16b1to8DemuxDelay.png
File:16b1to8DemuxPower.png
File:16b2to1MuxDelay.png
File:16b8to1MuxDelay.png
File:16bAndDelay.png
File:16bAndPower.png
File:16bINVbls.TXT
File:16bOR.png
File:16bShifter.png
File:16bitDesign space2.JPG
File:180.png
File:1BitAdderCircuit.png
File:1b 2 1mux netlist.txt
File:1b mux.png
File:1to2DecoderFunctionality.bmp
File:2 inverter gate.png
File:2-to-1 Simulation I01 S0.png
File:2-to-1 Simulation I10 S1.png
File:2-to-1 Simulation I11 S0.png
File:2-to-1 Simulation I11 S1.png
File:2.JPG
File:2.png
File:2001 Brazil CMUT.pdf
File:2009feb25 FDSOI summary.pdf
File:2009feb8 ECE736 variability components.pdf
File:2009oct5 uvaTCAD tsuprem4.pdf
File:20100425 Library Netlists.doc
File:20100426 Library Netlists.doc
File:20100426 Library Netlists.txt
File:2by2BitCellArray.png
File:2by2ThinCell.bmp
File:2inverterbias.png
File:2to1 Mux Cadence Schematic.png
File:2to1Muxtranspwr.png
File:2x2SRAM.png
File:2x2SRAMSchematics.png
File:3.JPG
File:3.png
File:32bitDesign space2.JPG
File:32nm bulk.pm
File:363 project.doc
File:3663Report.doc
File:3v.png
File:4 layer example.cam
File:4-bit Kogge Stone Gate Level.pdf
File:4-bit Kogge Stone Gate Level.png
File:4-bit MCLA.jpg
File:4.png
File:400mV.zip
File:4322F11Innovation Netlist.netlist
File:4322F13Innovation BlockLayout.il
File:4322F13Innovation BlockSchematics.il
File:4322F13Innovation MainOcean.ocn
File:4322F13Innovation Presentation.ppt
File:4322F13Innovation SNMNetlist.netlist
File:4322F13Innovation SNMOcean.ocn
File:4322F13Innovation netlist.netlist
File:432Submission.zip
File:4332-2011-1to64Chain32.il
File:4332-2011-2x2BitCellLayout.jpg
File:4332-2011-2x2BitCellLayout1.jpg
File:4332-2011-64to1Chain32.il
File:4332-2011-8to256Decoder.il
File:4332-2011-BMDiagram2.vsd
File:4332-2011-Block.il
File:4332-2011-BlockDiagram2.png
File:4332-2011-BlockLayout.il
File:4332-2011-Butterfly2.png
File:4332-2011-ConferencePaper.docx
File:4332-2011-ConferencePaper.pdf
File:4332-2011-ConferencePaperComments.docx
File:4332-2011-DecoderDiagram2.vsd
File:4332-2011-DesignReview1.doc
File:4332-2011-DesignReview2.docx
File:4332-2011-DesignReview2Title.docx
File:4332-2011-ECC.docx
File:4332-2011-ECC.pdf
File:4332-2011-ECC.vsd
File:4332-2011-FSTiming2.png
File:4332-2011-FinalSim1.png
File:4332-2011-FinalSim2.png
File:4332-2011-GateLevelBlockDiagram1.png
File:4332-2011-GlobalBlockDiagram1.pdf
File:4332-2011-GlobalBlockDiagram1.vsd
File:4332-2011-MVVDD.xlsx
File:4332-2011-MetricData.xlsx
File:4332-2011-ModelDiagram1.vsd
File:4332-2011-ModelDiagram2.vsd
File:4332-2011-ModelNetlist.file
File:4332-2011-ModelOcean.ocn
File:4332-2011-ModelResults2.xlsx
File:4332-2011-PCTimingDiagram1.png
File:4332-2011-Precharge.il
File:4332-2011-Precharge64.il
File:4332-2011-PresentationComments.docx
File:4332-2011-Proposal.doc
File:4332-2011-RWMux.il
File:4332-2011-RWMux64.il
File:4332-2011-ReadTimingGraphP.png
File:4332-2011-Reg15.il
File:4332-2011-Reg32.il
File:4332-2011-SADiagram2.vsd
File:4332-2011-SATimingDiagramP.png
File:4332-2011-SECDED.java
File:4332-2011-SNM2.JPG
File:4332-2011-SRAMLayout.il
File:4332-2011-SenseAmp.il
File:4332-2011-SenseAmp64.il
File:4332-2011-SimTimingDiagramP.png
File:4332-2011-SimulationTimingDiagram1.png
File:4332-2011-Slides.pptx
File:4332-2011-TTTiming2.png
File:4332-2011-TaskBreakdownP.docx
File:4332-2011-TimelineP.docx
File:4332-2011-TimingDiagramFinal.png
File:4332-2011-TimingGraph1.png
File:4332-2011-WikiNotes1.docx
File:4332-2011-WikiNotes2.docx
File:4332-2011-WriteAmp.il
File:4332-2011-WriteTimingGraphP.png
File:4332-2013-Block Diagram.pdf
File:4332-3011-TTTiming2.png
File:4332ProjectProposal.doc
File:45n des.cmd
File:45n fps.cmd
File:45nAtomistic fps.cmd
File:45nm Device.jpg
File:45nm bulk.pm
File:45nm.jpg
File:45nmB2B.jpg
File:45nmConductionBandEnergyjpg.jpg
File:45nmos final pressure.jpg
File:45nmos final.jpg
File:45nmos fps.cmd
File:45nmosCV.jpg
File:4BitCell6TSRAM.docx
File:4BitcellLayout.png
File:4bit oversampling 16.JPG
File:4bit oversampling 8.JPG
File:4lut sanitized.arch
File:4to1 Mux Cadence Schematic.png
File:4x16lut sanitized.arch
File:4x16xlut64input.arch
File:5.png
File:563project.pdf
File:6.png
File:6008 Pulse use.vi
File:6332 VLSI Project Propos.doc
File:6332 VLSI Project Proposa4.doc
File:6332 VLSI Project Review1.doc
File:6502 final.ppt
File:65nm bulk.pm
File:6T bitcell.jpg
File:6TSRAM Layout.png
File:6TSRAM Schematic.png
File:6TSRAM TB.png
File:6TSRAM WriteReadSim.png
File:6TSRAM WriteSim.png
File:6TSRAM.png
File:6TSRAMIntermediate.png
File:6TSRAMSymbol.png
File:6x4lut sanitized.arch
File:7.png
File:8 Bit PABITM Power Fidelity Trade off.jpg
File:8-1Mux.png
File:8-bit BKA.jpg
File:8-bit HCA.jpg
File:8-bit KSA.jpg
File:8-bit LFA.jpg
File:8-bit SSA.png
File:8-bit SSwIA.png
File:8-bit full tree.png
File:8-bit-KS-tree-graph.png
File:8.png
File:8bitDesign space1.JPG
File:8bitOR.png
File:8to1 Mux Cadence Schematic.png
File:8to1Muxtranspwr.png
File:9.png
File:90nm bulk.pm
File:A 130 nm Sub-VT Power-Gated Processor for Body.pptx
File:A 2.5V CMOS DLL for an 18Mbit 500MB DRAM.pdf
File:A Low-Jitter and Precise Multiphase Delay-Locked Loop Using Shifted Averaging VCDL.pdf
File:A Semi-digital DLL.pdf
File:A abidi.pdf
File:A4image01.png
File:A4image02.png
File:A4image03.png
File:A4image04.png
File:A4image05.png
File:A4image06.png
File:A4image07.png
File:A4image08.png
File:ADC Block.png
File:ADC CODE.png
File:ADC SIG.png
File:ADC SNR.png
File:ADDSUB implementation.jpg
File:ADPLL presentation.pptx
File:ALL LH.grf
File:ALU Design Proposal for PICo Selection.ppt
File:ALU Diagram 2.JPG
File:ALU Diagram.JPG
File:ALU Diagram.png
File:ALU diagram.jpg
File:ALU1.png
File:ALU2.png
File:ALUHeaderSweep.xlsx
File:ALUSubcircuit.txt
File:ALUblock.png
File:AND HL 1.png
File:AND HL 2.png
File:AND HL 4.png
File:AND.png
File:ANDDesignReview1.docx
File:ANDDesignReview2.docx
File:AREA.txt
File:ARITH module synth.v
File:ARITH module.v
File:AS Reflections.pdf
File:ASIC Flow.gif
File:ASIC SOC Seyi CBox.jpg
File:ASIC SOC Seyi CLB.jpg
File:ASIC SOC Seyi FPGA.jpg
File:ASIC SOC Seyi Final Presentation.pptx
File:ASIC SOC Seyi LUT.jpg
File:ASIC SOC Seyi SBox.jpg
File:ASIC final presentation.pptx
File:ASSISTrev0 padring.xls
File:AShrivastava PhDqual 2011.pdf
File:AShrivastava PhDqual 2011.pptx
File:Aatmesh alicia finalPaper.doc
File:Aatmesh alicia finalProject.ppt
File:About.jpg
File:Abstract1.JPG
File:Abstract2.JPG
File:Ac numSensors vs precision.m
File:Ac triggeredSensorsvsVth.m
File:Ac.png
File:Acs tutorial.zip
File:Activity.JPG
File:Activity.xlsx
File:Add library.png
File:Add param interface.png
File:Add sfun block.jpg
File:Add subnetlist.txt
File:Add subnetlistNOBUFF.TXT
File:AddInstance.gif
File:AddLibPath.gif
File:AddSubtrandDelay.png
File:AddTechLayer.jpg
File:AddTechLayerPurposePriority.jpg
File:AddVDDVSS.pl.txt
File:AddedPurposes.jpg
File:Adder.blif
File:Adder.java
File:Adder.zip
File:Adder1.jpg
File:Adder16bit.txt
File:Adder1bit strips.png
File:AdderSimulator.java
File:Adderedit.blif
File:Addsimvision.png
File:AddsubTrans.png
File:Ade clock source.png
File:Agilent E3646A.pdf
File:Alicia finalPaper.pdf
File:All HL.png
File:AlloysSpecialty.pdf
File:Alu.jpg
File:Ami06N.m
File:Ami06P.m
File:Ami06lib.scs
File:An Energy Efficient Two-Phase Clocking Scheme.pdf
File:Analyzing Circuit-aware Micro architectural Reliability.pptx
File:And Gate Cadence Schematic.png
File:And Gate.png
File:And HL 23.png
File:And LH 20.png
File:And LH 21.png
File:And LH 22.png
File:And LH 23.png
File:And Simulation 00.png
File:And Simulation 01.png
File:And Simulation 10.png
File:And Simulation 11.png
File:And Transient.png
File:And16Bit.scs
File:And1Bit.scs
File:AndGateSchematicsView.png
File:AndGateTestView.png
File:AndGateTransientResponse.png
File:AndSchematics.png
File:Andrew finder.png
File:Andrew l2b.png
File:Andrew terminal 10.png
File:Andrew terminal 4.png
File:Andrew terminal 5.png
File:Andrew terminal 6.png
File:Andrew terminal 8.png
File:Andrew terminal 9.png
File:Andrew terminal.png
File:Andrew terminal2.png
File:Andrew terminal3.png
File:Andrew terminal4.png
File:Andrew terminal5.png
File:Andrew terminal6.png
File:Andrew terminal8.png
File:Andrew terminal9.png
File:Apple.java
File:Arch2.jpg
File:Architecture.PNG
File:Area-results.png
File:Area.png
File:Argument Outline.docx
File:Array Overview.png
File:Array final.png
File:Arrbi-kim-ece6332-project-presentation.pdf
File:Arrbi-kim-ece6332.pdf
File:Arrow.m
File:Asic final slides.pdf
File:Asicsoc1.PNG
File:Asicsoc2.PNG
File:Assignment.pdf
File:AssistRev0 bondingdiagram.vsd
File:Atomistic3.jpg
File:AttainingAccess TSMC65Setup.png
File:AttributeEditWidth.png
File:AuCdl.jpg
File:AuLVS.jpg
File:Avengers NMOS VTL.scs
File:Avengers.pptx
File:Awesome-Design Report.pdf
File:Awesome-Design-Review-1.pdf
File:Awesome-Design-Review-2.pdf
File:Awesome-Final-Design-Report.pdf
File:BASN Mem timing rev1.docx
File:BASN Paper - Brainstorm - 20080715.1700.pdf
File:BASN Paper - Outline 20070715.1700.pdf
File:BASN pads final yq.xlsx
File:BITCELL.jpg
File:BKA-results.png
File:BSN timing rev2.png
File:BSNClock.xls
File:BSNDigPowerBreakdown yq.gif
File:BSNSecuritySlides.pdf
File:BTI CKT.png
File:Bad Simulation Plot.pdf
File:Banana1.java
File:Banana2.java
File:Banana3.java
File:Bash Scripting.pptx
File:Basic DSP Design.png
File:Basic Matching II.pdf
File:Basic Matching.pdf
File:BasicAnd.png
File:BasicInterModel.PNG
File:BasicOR.png
File:Bathtub curve.jpg
File:Bathtub curve.png
File:Bathtub curve.svg
File:Batman.jpg
File:Bbl.jpg
File:Bc.png
File:Beep.JPG
File:Bench.cpp
File:Bench.h
File:Benchmarking1.png
File:Bengroup template official.pptx
File:BengroupMeetingPres klinefelter 1113.pptx
File:Bit Cell Schematic Size.bmp
File:Bit Cell layout size.bmp
File:Bit-Line Leakage Cancellation design review.ppt
File:Bit-Line Leakage Cancellation.ppt
File:Bit-cell layout 2.bmp
File:Bit0.v
File:Bit1.v
File:Bit2.v
File:Bit3.v
File:BitCellSchematics.png
File:Bitcell 2x2.png
File:Bitcell Layout - June 18 2013.jpg
File:Bitcell MC.ocn
File:Bitcell final.png
File:Bitcell good.png
File:Bitcell layout.png
File:Bitcell10.png
File:Bitcell11.png
File:Bitcell12.png
File:Bitcell13.png
File:Bitcell14.png
File:Bitcell9.png
File:BitcellLayout.png
File:Bitslice.tcl
File:Bka-tree.png
File:Bka.gif
File:Bl vdd wl.PNG
File:Bl vss.PNG
File:Bl-blb gen.bmp
File:BlackBoxFlow.tcl
File:BlakeJournal.doc
File:Ble.png
File:Block Diagram.jpg
File:Block Diagram.png
File:Block sim.ocn
File:Block.PNG
File:Block.png
File:Block0.jpg
File:Block31.jpg
File:BlockDiagram.pdf
File:BlockDiagram.png
File:BlockPair.bmp
File:BlockPairMerger.bmp
File:BlockSelect.bmp
File:BlockSimsandSchems.zip
File:Blockdiagram.png
File:Body supervt.png
File:BodyCoupledComm BANClass 02052008.pdf
File:Boley proposal ppt.pdf
File:Bonding Diagram Clockchip.pdf
File:BondingDiagramTemplate.ppt
File:Boxes.cpp
File:Boyer Ghosh Presentation.ppt
File:Boyer Ghosh Report.pdf
File:Brackets.png
File:Branching Description.jpg
File:BranchingVsPath.jpg
File:Break-Even Points for Area.jpg
File:Brent.mcl
File:Broken build.jpg
File:Bsim130nm.scs
File:Bsim32nm.scs
File:Bsim45nm.scs
File:Bsim65nm.scs
File:Bsim90nm.scs
File:Bsn block rev1.png
File:Bsn block rev2.png
File:Bsn rev2 block.png
File:Bsn timing2.png
File:Bss.pl.txt
File:Buck converter yang wang.doc
File:Buffer Signals - Delay Clock Signal (CLB Block).vsd.jpg
File:Buffer.bmp
File:Buffer.png
File:Buffer.scs
File:BusMealCertification example.doc
File:BusMealCertification.doc
File:Butterflycurve.pdf
File:Buttons.PNG
File:C2MOS static MTCMOS flip-flop with outer feedback.bmp
File:C2MOS.png
File:CDF.jpg
File:CHARGE PUMP PRESENTATION.pptx
File:CIW Window.jpg
File:CIWWindow.jpg
File:CLB CBitsVsClustering.jpg
File:CLB Signal Propagation - k4n1 vddop3 HL.jpg
File:CLB Signal Propagation - k4n1 vddop3 LH.jpg
File:CLB Signal Propagation - k4n4 vddop3 HL.jpg
File:CLB Signal Propagation - k4n4 vddop3 LH.jpg
File:CLB TransistorsVsClustering.jpg
File:CLB TransistorsVsClustering2.jpg
File:CLS Results finaluffc.pdf
File:CLS Theory finaluffc.pdf
File:CMUT Fabrication Process Sheet.doc
File:CMUT Time Requirements.doc
File:COMPARISONS.jpg
File:CP.png
File:CPF Tutorial.pptx
File:CPG14453.pdf
File:CRC MiLi.doc
File:CRC MiLi.pdf
File:CRC MiLi.ppt
File:CRCcircuit.jpg
File:CSA2 ESelect.bmp
File:CSA2 InputSelect.bmp
File:CSA2 Output CutOffOutput vdd0p3.bmp
File:CSA2 Output FixTiming vdd0p3.bmp
File:CSA2 Output ShortBuffers vdd0p3.bmp
File:CSA2 Output ShortBuffers vdd0p5.bmp
File:CSA2 Output ShortBuffers2 vdd0p5.bmp
File:CSA2 Output vdd0p35.bmp
File:CSA2 OutputSelect.bmp
File:CSA2 delayedSelect vdd0p35.bmp
File:CSA2 vdd0p35.bmp
File:CV des.cmd
File:CadInv.jpg
File:CadInvChain.jpg
File:Cadence Digital Design Synthesis Flow.doc
File:Cadence tips.pdf
File:Cadence tips.pptx
File:Cadence-mmsim.script
File:Cadence1.JPG
File:Cadence2.JPG
File:Cadence3.JPG
File:CadenceHotkeys.pdf
File:Carr Park Reyno Report.doc
File:Cdf.jpg
File:Cdslib.png
File:Ceramic Assemby Process Flow 6.doc
File:Chaitanya-cadence-tutorial.ppt
File:Chan profile.jpg
File:Change LC.png
File:Change RO.bmp
File:Channeldope.jpg
File:Characteristic.png
File:Characterization of C2MOS Flip-Flop in Sub-Threshold Region 2007 Version.pptx
File:Check out screen.png
File:Checked in schematic.png
File:Chew Buck-Boost Energy Harvesting.pdf
File:Chip Building Practicum.pdf
File:Chip level drc.png
File:ChoBOND 584 silverEpoxy.pdf
File:Circuit description.jpg
File:Ckt adder.png
File:Ckt inv.png
File:Cmos sch TSMC65Setup.png
File:Cmrf8sf1.JPG
File:Cmrf8sf2.JPG
File:Cmrf8sf3.JPG
File:Cnum.png
File:Code1.png
File:Code2.png
File:Code3.png
File:Colors-old.css
File:Colors.css
File:Common script.JPG
File:Compile.pl.txt
File:CompileWin.pl.txt
File:Compressed VLSI Final Paper KejiaLi YangFu.doc
File:Conclusions.PNG
File:Connection.java
File:ConsoleFirstTimeSetup.jpg
File:ConsoleSetup.jpg
File:ControlWithSRBufferandArb.png
File:ControlWithSRandBuffer.png
File:Conventional MTCMOS flip-flop with data preserving sleep mode.bmp
File:CopyCell.jpg
File:CopyPcell.jpg
File:Core importdesign.JPG
File:CornersScreenshot.gif
File:Counter off.png
File:CoverPage.doc
File:Cpsl.jpg
File:Craig PhDProposal PPT FinalPrint.pdf
File:Craig PhDProposal.pdf
File:Crc half.zip
File:CreateNewCell.gif
File:Critical.JPG
File:Cropped Layout Images.zip
File:Cryptography Enabled RFID and NVRAM.ppt
File:Ctree.png
File:Curr mirr.il
File:Current Sense Amplifier.ppt
File:Current flow.gif
File:Cygwin1.JPG
File:Cygwin2.JPG
File:Cygwin3.JPG
File:Cygwin4.JPG
File:Cygwin5.JPG
File:Cygwin6.JPG
File:Cygwin7.JPG
File:D R Y H Project Appendix.doc
File:DCImage001.png
File:DCImage002.png
File:DCImage003.png
File:DCImage004.png
File:DCImage005.png
File:DCImage006.png
File:DCImage007.png
File:DCImage008.png
File:DCImage009.png
File:DCImage010.png
File:DCImage011.png
File:DCO presentation.pptx
File:DCO seminal.pdf
File:DCR Raman.pdf
File:DCR Tutorial.pdf
File:DEC CODE.png
File:DECIMATOR.png
File:DECODER.zip
File:DEFT.jpg
File:DELFI paper review edit2.pdf
File:DIC BlockDiagram.jpg
File:DIC-sieDesignReview1.docx
File:DIC-sieDesignReview2.docx
File:DIC-sieFinalPaper.pdf
File:DIC-sieSchematicsandSimulations.pdf
File:DLL ClassPresentation yq.pptx
File:DLLFinalReportyq.pdf
File:DOMENIC RUN.ocn
File:DPMPIC graph.png
File:DR1 16Bit Bus Controller.png
File:DR1 Full Schematic.png
File:DR1 Low Energy Read Logic.png
File:DR1 Low Energy ReadWaveForm TT 0.5V 27C.png
File:DR1 RD WAR WaveForm TT 0.5V 27C.png
File:DR1 Write After Read Logic.png
File:DR1.pdf
File:DR2 128-16bit Bus Interface Logic.png
File:DR2 16BIT BUSINTERFACE CIR.png
File:DR2 FullSchematic.png
File:DR2 LER CIR.png
File:DR2 LER ENERGY SAVINGS GRAPH HS SRAM.png
File:DR2 LER Meas.png
File:DR2 LER.png
File:DR2 LERV2.PNG
File:DR2 WAR CONTROL CIR.png
File:DR2 WAR RD.png
File:DR2 WAR RDV2.png
File:DR2 WAR RDV3.PNG
File:DR2 WAR RDV4.PNG
File:DR2.jpg
File:DRC rules editor.rul
File:DRCResults TSMC65Setup.png
File:DRV test.vi
File:DSP Chip with Internal Buffers and testDSPChip.txt
File:DSP Presentation.ppt
File:DST.cpp
File:DST.h
File:DVS.ppt
File:DWDesignFlow.png
File:Dadda.png
File:Daily snap.sh.txt
File:DarViPro.zip
File:DashboardGUI.pdf
File:Data entry.PNG
File:Data for adders.xls
File:Data.zip
File:DataMem LER Sims 0.35V 27C.tar.gz
File:DataMem LER Sims 0.3V 27C.tar.gz
File:DataMem LER Sims 0.45V 27C.tar.gz
File:DataMem LER Sims 0.4V 27C.tar.gz
File:DataMem LER Sims 0.5V -40C.tar.gz
File:DataMem LER Sims 0.5V 0C.tar.gz
File:DataMem LER Sims 0.5V 100C.tar.gz
File:DataMem LER Sims 0.5V 125C.tar.gz
File:DataMem LER Sims 0.5V 27C.tar.gz
File:DataMem LER Sims 0.5V 65C.tar.gz
File:DataMem LER Sims 0.9V 27C.tar.gz
File:DataMem LER Sims 1.0V 27C.tar.gz
File:DataMem LER Sims 1.2V 27C.tar.gz
File:DataMem OLD Sims 0.5V.tar.gz
File:DataMemMarginSims MODE000.tar.gz
File:DataMemMarginSims MODE001.tar.gz
File:DataMemMarginSims MODE010.tar.gz
File:DataMemMarginSims MODE011.tar.gz
File:DataMemMarginSims MODE100.tar.gz
File:DataMemMarginSims MODE101.tar.gz
File:DataMemMarginSims MODE110.tar.gz
File:DataMemMarginSims MODE111.tar.gz
File:Datapath synth.v
File:Datapath.conf
File:Db Master schematic.png
File:Db OR f.png
File:Db.pdf
File:DbAND func.png
File:DbMux4 schematic.png
File:DbMux8 b.png
File:DbPassA func sweepAandB.png
File:DbPassA func.png
File:Dc ak.zip
File:Dc c45.ocn
File:Dc data.v
File:Dc jmb.zip
File:Dc leon3up core.JPG
File:Dc leon3up pads.JPG
File:Dc leon3up toplevel.JPG
File:Dc.zip
File:Dc.zip1
File:Dc1.zip
File:Dco vco.jpg
File:DeadTimes.jpg
File:Decimation.png
File:Decoder Optimization Plugin for ViPro User Guide.docx
File:Decoder Optimization Plugin for ViPro User Guide.pdf
File:Decoder and timing review.pdf
File:Decoder.bmp
File:Decoder.jpg
File:Decoder1.jpg
File:Decoder2.jpg
File:Decoder3.jpg
File:Decoder4.jpg
File:Decoder5.jpg
File:Decoder6.jpg
File:DecoderSchematics.png
File:DecoderSimulation.png
File:DegradedSignal.jpg
File:Delay Driver Sizing.jpg
File:Delay size1.jpg
File:Delay size10.jpg
File:Delay size5.jpg
File:Delay.jpg
File:Delay.png
File:Delay7ps zoomin.png
File:DelayLine.png
File:DelayVDDH.jpg
File:DelayVDDL.jpg
File:DelayVDDSwitchLH.jpg
File:DeleteClkNetwork.jpg
File:DeleteClkNetwork.txt
File:Deliberate Practice Energy Management 2ndTalk.pdf
File:Deliberate Practice Energy Management 2ndTalk.pptx
File:Deliberate Practice Energy Management.pdf
File:Deliberate Practice Energy Management.pptx
File:DeliberatePractice NearOptimumDynamic scalingDVS.pdf
File:DeliberatePractice paperDVSnotes.pdf
File:DeliberatePractice variationInSubVt week3.pdf
File:DeliberatePractice variationInSubVt week3.pptx
File:DeliberatePractice variationInSubVt.pdf
File:DeliberatePractice variationInSubVt.pptx
File:Deliverables.zip
File:Delta switch HL switching delay.JPG
File:Delta switch HL switching energy.JPG
File:Delta switch LH delay.JPG
File:Delta switch LH energy.JPG
File:Demux.bmp
File:Denali - IO Diagrams.xls
File:Denali Testing Pinout-Testboard Map.xlsx
File:DenaliCordicProcessor-testbench.vhd
File:Depletion region.jpeg
File:Description of static settings.docx
File:Design Delivery.zip
File:Design Files.zip
File:Design Project Figures.pdf
File:Design Project Final Report.pdf
File:Design Project Proposal Cover Page.doc
File:Design Project Proposal.doc
File:Design Project Proposal.docx
File:Design Review 1 FPGA Interconnect Fall2011.docx
File:Design Review 1 Page 01.jpg
File:Design Review 1.doc
File:Design Review 1.docx
File:Design Review 1.jpg
File:Design Review 1.ogg
File:Design Review 1.pdf
File:Design Review 2 FPGA Interconnect Fall2011.docx
File:Design Review 2.doc
File:Design Review 2.docx
File:Design Review 2.pdf
File:Design Review I.doc
File:Design Review2.pdf
File:Design details example.png
File:Design flow.JPG
File:Design review 2.doc
File:Design review II.doc
File:Design review jmb2.pptx
File:Design review1.pdf
File:Design space1.jpg
File:Design space2.jpg
File:Design specification.png
File:Design.ppt
File:DesignDelivery.tar
File:DesignProjectProposal.doc
File:DesignProposal.pdf
File:DesignReview.docx
File:DesignReview.ppt
File:DesignReview1 BoudaoudLukas Final.docx
File:DesignReview1 OnePage.doc
File:DesignReview1 OnePage.txt
File:DesignReview1-ECE3663.pdf
File:DesignReview1-QCA.doc
File:DesignReview1.doc
File:DesignReview1.docx
File:DesignReview1.pdf
File:DesignReview2 BoudaoudLukas Final.docx
File:DesignReview2-ECE3663.pdf
File:DesignReview2.doc
File:DesignReview2.docx
File:DesignReview2.pdf
File:Designreview2.doc
File:Desimp.gif
File:Diagram.bmp
File:Dic-sieDesignReview1.docx
File:Digital Signal Processor.ppt
File:Dimage002.png
File:Dimage003.png
File:Dimage004.png
File:Dimage005.jpg
File:Dimage007.jpg
File:Dimage008.jpg
File:Dimage009.jpg
File:Dimage010.jpg
File:Dimage011.jpg
File:Dimage012.jpg
File:Dimage013.jpg
File:Dimage014.png
File:Dimage015.jpg
File:Dimage016.png
File:Dimage017.png
File:Dir structure.jpg
File:Directory structure.bmp
File:Directory structure2.bmp
File:DiscardedMSB.JPG
File:DisplayDRF.jpg
File:DisplayOptions TSMC65Setup.png
File:Doc dir.png
File:Doc fully recursive.png
File:Doc1.jpg
File:Doc2.jpg
File:Doc3.jpg
File:Doc4.jpg
File:Doc5.jpg
File:Doc6.jpg
File:DoubleBuffer.jpg
File:Drc final.png
File:Drc set options.png
File:Drive access.png
File:Drive directories.png
File:Drv.bmp
File:Drv.png
File:Dummy stimuli.png
File:Dump.jpg
File:Dve.zip
File:Dw developers guide.pdf
File:Dw div.pdf
File:Dw flow.png
File:Dw hierarchy.png
File:DwTutorial.zip
File:DxDesigner MITLL Chip.pptx
File:Dynamic Voltage Scaling Using Headers and Footers.doc
File:Dynamic-adder.bmp
File:E-Harv Documentation v1.1.pdf
File:E-Harv Test.pptx
File:ECC ocn.ocn
File:ECCsimulation-trans.png
File:ECE 3663 Suplemental Information.docx
File:ECE 3663 Team XOR ALU.jpg
File:ECE 4332 - Los Tohmales - Final Design.pdf
File:ECE 6332 Design Review 1.pdf
File:ECE363DesignProject.doc
File:ECE363DesignReport.doc
File:ECE3663 Project Documents Review1&2.zip
File:ECE432FinalReport.doc
File:ECE4332 ALU.png
File:ECE4332 CarrParkReyno.ppt
File:ECE4332 ChenConverseGanMoore Final.ppt
File:ECE4332 CostanzoRecachinasSoto Final.doc
File:ECE4332 CostanzoRecachinasSoto Final.pdf
File:ECE4332 CostanzoRecachinasSoto FinalReport.pdf
File:ECE4332 DreoLuuWarchall FinalPaper.docx
File:ECE4332 Klopp Yao Nguyen Rabindranath Final.ppt
File:ECE4332 LosTohmalesCalientes - Final Presentation.pptx
File:ECE4332 MoradMartinBoykinHall Final.ppt
File:ECE4332 SotoCostanzoRecachinas Final.pdf
File:ECE4332 SotoCostanzoRecachinas Final.pptx
File:ECE4332 VLSI CostanzoRecachinasSoto.zip
File:ECE4332 presentation comments.txt
File:ECE632 Final.doc
File:ECE6332 AyorindePaulChaudhury FinalPresentation.pptx
File:ECE6332 ProjectDesignReview2 09.pdf
File:ECE6332 WeinbergWhetzel Final.pptx
File:ECE6332 WeinbergWhetzel FinalReport.docx
File:ECE6332 aatmesh alicia files.zip
File:ECE6502 Project Progress Updates.pptx
File:ECE6502.ppt
File:ECE687Final.pdf
File:ECE687UI.ppt
File:ECG 1.04.zip
File:ED Comparison.jpg
File:ED Curve - FPGA Interconnect (Boost).pdf
File:ED Curve - FPGA Interconnect (No boost).pdf
File:ED Curve - FPGA Interconnect Fall 2011 (Boosted).bmp
File:ED Curve - FPGA Interconnect Fall 2011 (Not Boosted).bmp
File:ED Curve Comparison.jpg
File:ED Curve Comparison.pdf
File:ED Curve Switchbox Comparison.jpg
File:ED Curves - CLB Exploration (k4n1).jpg
File:ED Repeaters.jpg
File:ED SA Comparison.jpg
File:ED.jpg
File:EXP.png
File:EXP2.png
File:EXP3.png
File:EXP4.png
File:EXP5.png
File:EXplot 1st.eps
File:EXplot 2nd.eps
File:EXplot 3rd.eps
File:EXplot 4th.eps
File:EXplot 5th.eps
File:EarlySampling.JPG
File:Ece3663 Team ADD presentation.pptx
File:Ece3663 proj report.doc
File:Ece3663F1.txt
File:Ece366report.doc
File:Ece432 write up.doc
File:Ece432Layout.il
File:Ece432Math.il
File:Ece432Schematic.il
File:Ece4332finalreport.doc
File:Ece563.ppt
File:Ece632 pres ernie doug.ppt
File:Ece6332 dsign review 1.pdf
File:Ece6332 fall11 design review 1.pdf
File:Ece6332 fall11 design review 2.pdf
File:Ece6332 fall11 ece6332 final.pdf
File:Ece6332 fall11 ece6332 final.pptx
File:Ece6332 fall11 proposal.pdf
File:Ece6332 final paper.pdf
File:Ece6332 mgg7v rz3vg final presentation.pdf
File:Ece6332 mgg7v rz3vg project files.tgz
File:Ece6332 proposal.pdf
File:Ece6332finalppt final version.pdf
File:Ece635 Sub VT tool - Compatibility Mode.doc
File:Ece6502 final project update 0508.pptx
File:Ece6502.jpg
File:Edit module.PNG
File:Edp size1.jpg
File:Edp size10.jpg
File:Edp size5.jpg
File:Edp.jpg
File:Edp.png
File:Eharv1.png
File:Eharv10.png
File:Eharv11.png
File:Eharv12.png
File:Eharv13.png
File:Eharv14.png
File:Eharv15.png
File:Eharv16.png
File:Eharv17.png
File:Eharv18.png
File:Eharv19.png
File:Eharv2.png
File:Eharv20.png
File:Eharv21.png
File:Eharv22.png
File:Eharv3.png
File:Eharv4.png
File:Eharv5.png
File:Eharv6.png
File:Eharv7.png
File:Eharv8.png
File:Eharv9.png
File:Ekgtrace.jpg
File:Encounter setup1.png
File:Encounter setup2.png
File:Encounter setup3.png
File:Encounter setup4.png
File:Encounter1.JPG
File:Encounter10.JPG
File:Encounter11.JPG
File:Encounter12.JPG
File:Encounter13.JPG
File:Encounter14.JPG
File:Encounter15.JPG
File:Encounter16.JPG
File:Encounter17.JPG
File:Encounter2.JPG
File:Encounter3.JPG
File:Encounter4.JPG
File:Encounter5.JPG
File:Encounter6.JPG
File:Encounter7.JPG
File:Encounter8.JPG
File:Encounter9.JPG
File:EncounterScript Filler.png
File:EncounterScript Floorplan.png
File:EncounterScript Placed.png
File:EncounterScript Power.png
File:Energy Scavenging.ppt
File:Energy extractor error.jpg
File:Energy header w.png
File:Energy size1.jpg
File:Energy size10.jpg
File:Energy size5.jpg
File:Energy.jpg
File:Energy.png
File:EnergyLeakVDDH.jpg
File:EnergyLeakVDDL.jpg
File:EnergyNetlist.txt
File:EnergyOceanFile.txt
File:EnergySimulation 1.png
File:EnergySimulation 3.png
File:EnergySimulation 4.png
File:EnergySimulation.png
File:EnergySwitchHL.jpg
File:EnergySwitchLH.jpg
File:EnergyTest.ocn
File:EnergyVDDH.jpg
File:EnergyVDDL.jpg
File:Energyvsvdd.png
File:Entire DSP Chip Netlist with Internal Buffers-1.doc
File:Env block.bmp
File:EpoxideEquivWgt Calculations.pdf
File:Eq1.bmp
File:Eq2.bmp
File:Equation - CBits vs SBM.jpg
File:Equation - SBM vs N.jpg
File:Event.PNG
File:Everest.xls
File:Example.jpg
File:Exampleoffpga.png
File:Exporting GDSII.jpg
File:Extra pad metal.png
File:Extracted DC Data.jpg
File:F2 HL 20.png
File:F2 HL 21.png
File:F2 HL 22.png
File:F2 HL 23.png
File:F2 LH 20.png
File:F2 LH 21.png
File:F2 LH 22.png
File:F2 LH 23.png
File:F2results.txt
File:FINAL PROJECT PRESENTATION.pptx
File:FPGA MCL Files.zip
File:FPGA Notes - Full Tapeout.xlsx
File:FPGA Notes - May Tapeout.xlsx
File:FPGA Structures.zip
File:FPGA Tile.jpg
File:Fa.png
File:FabScalar physical design.ppt
File:Fabscalar physical design final.ppt
File:Fabscalar schematic.jpg
File:Fabscalar.ppt
File:FatChipA.pdf
File:FatChipB.pdf
File:Favicon.ico
File:Fences.PNG
File:Fig1.jpg
File:Fig1.png
File:Fig1Arijit.png
File:Fig1ArijitV2.png
File:Fig1ArijitV3.png
File:Fig1ArijitVX.png
File:Fig2.jpg
File:Fig2.png
File:Fig2Arijit.png
File:Fig2ArijitV2.png
File:Fig2ArijitVX.png
File:Fig3.jpg
File:Fig3Arijit.png
File:Fig3a.png
File:Fig3b.png
File:Fig4.jpg
File:Fig5.jpg
File:Fig5.png
File:Fig6.png
File:Fig7.jpg
File:Fig8.jpg
File:FigFormatting.m
File:Figure2 3.png
File:Figures for Design Review 1 Part 1.docx
File:Figures for Design Review 1 Part 2.docx
File:Figures.ppt
File:File Hier.png
File:File-new.jpg
File:Filename tran.scs
File:Filename.eps
File:Fimage00004a.png
File:Fimage0001.png
File:Fimage0002.png
File:Fimage0003.png
File:Fimage0004.png
File:Fimage0005.png
File:Fimage0006.png
File:Fimage0007.png
File:Fimage0008.png
File:Fimage0009.png
File:Fimage0010.png
File:Fimage0011.png
File:Fimage002.jpg
File:Fimage004.jpg
File:Fimage006.jpg
File:Fimage008.jpg
File:Fimage010.jpg
File:Fimage012.jpg
File:Fimage014.jpg
File:Fimage016.gif
File:Fimage018.gif
File:Fimage020.gif
File:Fimage022.gif
File:Fimage024.jpg
File:Fimage026.gif
File:Final Paper FPGA Interconnect Fall2011.docx
File:Final Paper.doc
File:Final Paper.docx
File:Final Paper.pdf
File:Final Presentation ppt.ppt
File:Final Presentation.ppt
File:Final PresentationEric Xinfei.pdf
File:Final Project report ZLu RFAddo.doc
File:Final Report - Rough.doc
File:Final Report Outline.doc
File:Final Report.doc
File:Final Report.pdf
File:Final array.png
File:Final cell density.jpg
File:Final clock tree.jpg
File:Final hierarchy.jpg
File:Final out.png
File:Final placement.PNG
File:Final presentation.pdf
File:Final presentation.pptx
File:Final project presentation.pptx
File:Final report.pdf
File:Final simulation results1.doc
File:Final simulation.png
File:Final zoomed 2.jpg
File:Final zoomed.jpg
File:Final.gif
File:Final.jpg
File:Final.ppt
File:Final144Bonddiagram.vsd
File:FinalPaper rwc3bf.pdf
File:FinalPaper6332VLSI VX.docx
File:FinalPaper6332VLSI VX.pdf
File:FinalPaperVLSI6332.docx
File:FinalPaperVLSI6332.pdf
File:FinalPresJeffSam.ppt
File:FinalPresentation A 130 nm Sub-VT Power-Gated Processor for Body.pptx
File:FinalPresentation.ppt
File:FinalPresentationVLSI6332.pdf
File:FinalPresentationVLSI6332.pptx
File:FinalProjectReport.docx
File:FinalReport-Rough.doc
File:FinalReport.pdf
File:FinalReport2.doc
File:FinalReportCalculations.doc
File:FinalReportSimulations.doc
File:FinalSim.ocn
File:FinalSimulationGraph.grf
File:Find VT2.m
File:Fir block.bmp
File:Fir comparison.jpg
File:Fir ed curve.jpg
File:Fir serialblock.bmp
File:Fir signal diffs.bmp
File:First ALU Logisim Simulation.jpg
File:Fivet sram.py.txt
File:Flat adder.PNG
File:Flipflop.gif
File:FloorPlan Feb26.png
File:FloorPlanView.jpg
File:FloorPowerPlanEnc.jpg
File:Floorplan Apr13.png
File:Floorplan Mar06.png
File:Floorplan Mar13 2padrings.png
File:Floorplan Mar20.png
File:Floorplan.PNG
File:Floorplan.gif
File:Floorplanning - Test Chip.jpg
File:Formality ak.zip
File:Formality postlayout success.png
File:Formality prelayout success.png
File:Formality res.png
File:Formality.zip
File:Formality1.zip
File:Fp module size.PNG
File:Freepdk.scs
File:Freq errbar adder 45nm.png
File:Freq inv 45.pdf
File:Freq inv 45.png
File:FromDiskorFromVMem ExportingGDSii.jpg
File:Full System Scan.tla
File:Full System Scan.tpg
File:Full bc.png
File:FullAnd.png
File:FullIntegration+Interrupt.png
File:FullIntegration.png
File:FullnmosXsect.jpg
File:Funky.jpg
File:GATE.txt
File:GDS viewer window.jpg
File:GDSin TSMC65Setup.png
File:GDSin2 TSMC65Setup.png
File:Gate Level Block Diagram.pdf
File:Gate-d-latch-r.png
File:Gate-d-latch.png
File:Gaussian PBS Tutorial.pdf
File:Gaussian Tutorial.pdf
File:GaussianPBSTutorial.pdf
File:GaussianTutorial.pdf
File:Gen multsource.pl.txt
File:Gen vsource.pl.txt
File:Gen vsource2.pl.txt
File:GetSymbols TSMC65Setup.png
File:Gilbert out.png
File:Goals for 2012-2013.docx
File:Gocadence.txt
File:Google drive tapeout org.png
File:Gouda Design Review 1.pdf
File:Gouda Design Review 2.pdf
File:Grape.java
File:Graph1.png
File:Graph2.png
File:Graph3.png
File:Graph4.png
File:Graph5.png
File:Graphs.zip
File:GridFTP-log-importer.tar.gz
File:GspramGUI.jpg
File:Guenther CLS Theory.pdf
File:Gui simulator.zip
File:Guide-power.pdf
File:HCA-results.png
File:HDL levels.jpg
File:HDL levels.vsd
File:HLFF.png
File:HLFF2.png
File:HNTES-Year1-Progress-Report-UVA.PDF
File:HSIM HSPICE SETUP.pdf
File:HSNM - 5T Bitcell.jpg
File:HW5Prob3Part1HLoutput.txt
File:Half Adder Subcircuit Definition Final.txt
File:Half Adder Subcircuit Definition.txt
File:Hardware.v
File:Harleyquin.gif
File:Harvester1.png
File:Hca-tree.png
File:Hca.png
File:Hercules ak.zip
File:Hercules.zip
File:Hie.png
File:Hierarchical adder.PNG
File:High Speed Cache.ppt
File:Himage001.png
File:Himage002.png
File:Himage003.gif
File:Himage004.gif
File:HoldReport.png
File:Holdtime poster.pptx
File:Hspice ak.zip
File:Hspice current.png
File:Hspice.zip
File:Htr.png
File:Hw5 ocean.zip
File:Hysol RE2039.HD3561.pdf
File:IBM Chartered 90nm LowPowerReferenceFlow 1 204.pdf
File:IBM critical path monitor.png
File:IC Fab ProcessSheet.doc
File:ICCimage0022.png
File:ICCimage0023.png
File:ICCimage0025.png
File:ICCimage0026.png
File:ICCimage0027.png
File:ICCimage009.png
File:ICCimage010.png
File:ICCimage011.png
File:ICCimage012.png
File:ICCimage013.png
File:ICCimage014.png
File:ICCimage015.png
File:ICCimage016.png
File:ICCimage017.png
File:ICCimage018.png
File:ICCimage019.png
File:ICCimage020.png
File:ICCimage021.png
File:IEEEMedicalBAN.pdf
File:IJAIT-UVA.pdf
File:INV TSMC65Setup.png
File:IOSpeclist gen.pl.txt
File:ISSC Poster.pptx
File:ISSCC08 asym6T.pdf
File:Ic data.v
File:Icc ak.zip
File:Icc final route cell density.png
File:Icc final route heirarchy.png
File:Icc final route rulers.png
File:Icc final route.png
File:Icc final routeclktree dco.png
File:Icc final routeclktree lfxt.png
File:Icc jmb.zip
File:Icc power grid.png
File:Icc.zip
File:Icc1.zip
File:Icfb loadSkill.png
File:Id Is Vg.jpg
File:IdVg.jpg
File:Iimage001.gif
File:Iimage002.gif
File:Iimage003.gif
File:Iimage004.jpg
File:Iimage005.jpg
File:Iimage006.jpg
File:Iimage007.jpg
File:Iimage008.jpg
File:Iimage009.jpg
File:Iimage010.jpg
File:Iimage011.jpg
File:Iimage012.jpg
File:Iimage013.jpg
File:Iimage014.jpg
File:Iimage015.jpg
File:Iimage017.jpg
File:Iimage018.jpg
File:Iimage019.jpg
File:Iimage020.jpg
File:Iimage021.jpg
File:Iimage022.gif
File:Iimage023.gif
File:Iimage024.gif
File:Iimage025.gif
File:Iimage026.jpg
File:Iimage027.jpg
File:Iimage028.jpg
File:Image-Pimage001.png
File:Image002.gif
File:Image002.jpg
File:Image004.jpg
File:Image006.jpg
File:Image008.jpg
File:Image011.gif
File:Image013.jpg
File:Image015.jpg
File:Image016.gif
File:Image017.jpg
File:Image019.jpg
File:Image021.jpg
File:Image023.jpg
File:Import.jpg
File:ImportDisplayDRF.jpg
File:InBuf.PNG
File:Inclass presentation.pptx
File:Inductor behavior.png
File:Inductor expression.png
File:Inductor model.png
File:Info.txt
File:Infocon.png
File:Init.sh.zip
File:Innovation DesignReview1.docx
File:InputSignal StrongN vdd1p0.bmp
File:Inputs for Worst Propagation Delays.txt
File:Inputs.txt
File:Inteldroop.png
File:Interconnect Concerns.doc
File:IntermediateNode StrongN vdd1p0.bmp
File:Inv block.jpg
File:Inv nor.JPG
File:Inv ocn.ocn
File:Inv.png
File:Inv.scs
File:Inv1.png
File:Inv65nm 2.gif
File:Inv65nm.gif
File:InvChain 6b layout.png
File:InvChain 6b schem.png
File:InvChainLayout.il
File:InvChainSchematic.il
File:Inverter Cadence Schematic.png
File:Inverter Schematic.jpg
File:Inverter Simulation.png
File:Inverter stdcell.png
File:Inverter tran Corners.ocn
File:Inverter tran MC.ocn
File:Inverter tran.ocn
File:InverterGateSchematicsView.png
File:InverterSchematics.png
File:InverterSimOutput.gif
File:InvokeVirtuoso TSMC65Setup.png
File:Ipad symbol.png
File:JBoley PhDqual 2011.pdf
File:JBoley PhDqual 2011.pptx
File:JBoley PhDqual reflections 2011.docx
File:JBolus SWooters.pdf
File:JBolus SWooters.ppt
File:JaeParkVLSIPresentation.pptx
File:Jie-oct30-2010.pptx
File:Jietu.png
File:Jim MIT.tla
File:Jitter pp.JPG
File:Jitter rms.JPG
File:Jmb nov9.tpg
File:Journal.doc
File:Jw fat doc.ppt
File:Jwang PhDdissertation Aug2009.pdf
File:Jwang PhDproposal 2008.pdf
File:KDE.jpg
File:KE6485 ZeroChk LV6.vi
File:KSA-results.png
File:Katie.jpg
File:Ke6485.exe
File:Keithley 6485.pdf
File:Klinefelter elevatorTalk.pptx
File:Klinefelter lessonsLearned.pdf
File:Kogge synth.v
File:Kogge-stone noRoute.PNG
File:Kogge-stone2.PNG
File:Kogge.mcl
File:Ksa-tree.png
File:Ksa.gif
File:Kyle archivemanager.png
File:Kyle displayrdf.png
File:Kyle documents.png
File:Kyle downloadfiles.png
File:Kyle extract.png
File:Kyle l2b Ok.png
File:Kyle l2b bitmap.png
File:Kyle l2b design.png
File:Kyle l2b ellipsis.png
File:Kyle l2b layout.png
File:Kyle l2b output.png
File:Kyle l2b techbutton.jpg
File:Kyle l2b techbutton.png
File:Kyle l2b techfiles.png
File:Kyle l2b test001.png
File:Kyle l2b.png
File:Kyle opdk-1.6.tar.gzfile.png
File:Kyle opdkcontents.png
File:Kyle setupcsh.png
File:Kyle techfiles.pngl
File:Kyle techfolder.pngl
File:Kyle termina.pngl
File:Kyle usermanual.png
File:L p.png
File:LA setup.PNG
File:LC vco input.bmp
File:LC vco output.bmp
File:LEF flow.jpg
File:LER.png
File:LNA 2.png
File:LNA out 2.png
File:LNA out.png
File:LNA out3.png
File:LNA w noise.png
File:LOW POWER STABLE CLOCK.pdf
File:LV mos IdVg.pdf
File:LVSResults TSMC65Setup.png
File:Latch.jpg
File:Latch.png
File:Latch2-2-r.png
File:Latch2-2.png
File:Latch2-r.png
File:Latch2.png
File:Latch3-r.png
File:Latch3.png
File:Layer map.png
File:Layout addTextBox.PNG
File:Layout sensor.png
File:Layout wind.jpg
File:Layout.oa
File:Layout1.PNG
File:Layout1.jpg
File:Layout10.png
File:Layout11.png
File:Layout12.png
File:Layout13.png
File:Layout14.png
File:Layout2.PNG
File:Layout2.png
File:Layout3.png
File:Layout4.png
File:Layout5.png
File:Layout6.png
File:Layout7.png
File:Layout8.png
File:Layout9.png
File:Layoutpics.zip
File:LeachPeng proj slides.pdf
File:LeachPengFinalPaper.pdf
File:LeachPengUWBLowPower files.zip
File:Leachpengschematic.png
File:Leachpengsimulation.png
File:Leachpengsquarewave.png
File:Leakage - final.pdf
File:Leakage Reduction Analysis.pdf
File:Leakage1.jpg
File:Leakage2.jpg
File:LeakageReduction.PNG
File:LeakageReduction2.PNG
File:Leon code.c.snap.jpg
File:Leon test code.png
File:Lessons Learned.doc
File:Lfa-tree.gif
File:Lfatree.png
File:Li - VDD Programmability to Reduce FPGA Interconnect Power.pdf
File:Lib setup.png
File:LibInit.il
File:Library Manager.jpg
File:Library path.png
File:LibraryManager.jpg
File:Ligament.jpg
File:List lst howto.png
File:List.lst
File:Listing win.PNG
File:Liu-details-oct29.pdf
File:Load lvs runset.png
File:Load skill example.png
File:Locking range.emf
File:Locking range.jpg
File:LogIDvsVout.jpg
File:Logic Analyzer Programmatic Interface.pdf
File:Logic.ocn
File:Logo-old.gif
File:Logo.gif
File:Look at logfile ok.png
File:Lookahead ocn.ocn
File:Los Tohmales - Bitcell Layout.png
File:Los Tohmales - Block Diagram.png
File:Los Tohmales - Design Review 1.pdf
File:Los Tohmales - Design Review 2.pdf
File:Los Tohmales - FF.png
File:Los Tohmales - FS.png
File:Los Tohmales - Final Design Files.zip
File:Los Tohmales - Full SRAM.png
File:Los Tohmales - Full TT Sim.png
File:Los Tohmales - Full schematic netlist.txt
File:Los Tohmales - Precharge.png
File:Los Tohmales - Predecode.png
File:Los Tohmales - Proposal.pdf
File:Los Tohmales - SF.png
File:Los Tohmales - SS.png
File:Los Tohmales - Sense Amp.png
File:Los Tohmales - SenseAmpLayout.png
File:Los Tohmales - Write Driver.png
File:Los Tohmales-Simulation Netlist.txt
File:LosTohmales-SimulationScript.ocn
File:Low Power DLL Design.pptx
File:LowSwingBuffer.jpg
File:LowerVDD3.png
File:LpMath.il
File:Lpd.png
File:LumpedVsDistributed.xlsx
File:Lvlcvt.PNG
File:Lvs final.png
File:Lvs1.png
File:Lvs2.png
File:Lvs3.png
File:Lvs4.png
File:Lvs5.png
File:Lvs6.png
File:Lync audiopage.jpg
File:Lync firstscreen.jpg
File:Lync personaltab.jpg
File:Lync serverpage.jpg
File:MAC TSMC65Setup.png
File:MC repeater delay.jpg
File:MC size delay.jpg
File:MC vdd delay.jpg
File:MCLIB TSMC65Setup.png
File:MILKYWAY LEFIN.JPG
File:MIRRORADDER.scs
File:MIT LVTcells.xls
File:MITLL thinChip.ppt
File:MITchipPadRings 2010Jul17-1 fullDesign acc.xls
File:MITchipPadRings 2010Mar03-1 fullDesign acc.xls
File:MIxer out.png
File:MS1.png
File:MS2.png
File:MS3.png
File:MS4.png
File:MS5.png
File:MS6.png
File:MSFF.jpg
File:MUX2 1Schematic.png
File:MUX2to1.png
File:MUX2to1Symbol.png
File:MUX8to1(D0one).png
File:MUX8to1Schematic.png
File:MUX8to1Symbol.png
File:MUXSchematics.png
File:MUXSimulation.png
File:Main.cpp
File:Man.jpg
File:Manual fp.gif
File:Mapped gates.bmp
File:Mark Hanson - BAN Presentation.pdf
File:Maskfile.tl1
File:Master-side MTCMOS flip-flop with outer feedback.bmp
File:Mateja headshot.jpg
File:MathSection des.cmd
File:Matlab Code.zip
File:Matlabcode.zip
File:Matthewlindsey.ppt
File:Max Min Table.png
File:Max0.png
File:Max0dr.png
File:Max0setup.png
File:May Tapeout Plan.docx
File:Mc set1.png
File:Mc set2.png
File:Mc set3.png
File:Mc set4.png
File:Mc.zip
File:McKenneman.ppt
File:Mcdc c45.ocn
File:Mcref.pdf
File:Mcrp.pdf
File:Mcsetup.png
File:Mcug.pdf
File:Memblock power.ocn
File:MikeFullerReadMeSample.txt
File:Milkyway environment.jpg
File:Milkyway flow.jpg
File:Milkyway overview.jpg
File:Milkyway.pdf
File:Milkyway.zip
File:Min power cells enhanced.jpg
File:Min power cells.jpg
File:MinSizes.txt
File:MinVDD FPGA.jpg
File:Mini-FPGA CLB Example.jpg
File:Minpower flow.zip
File:Minpower overview.pdf
File:Minpower userguide.pdf
File:Minpower3.jpg
File:Mirror-adder.png
File:MirrorAdder16Bit.scs
File:Mixed signal Design using cadence.docx
File:Mixer 1.png
File:Mixer.ppt
File:Model.JPG
File:Model1.jpg
File:ModelName.jpg
File:Modelsim1.JPG
File:Modelsim2.JPG
File:Modelsim3.JPG
File:Modelsim4.JPG
File:ModulationSimulator.java
File:Monte Carlo Simulation Walkthrough.doc
File:MonteCarlo.ocn
File:MonteCarloOCEAN.zip
File:MonteCarloTranScreenShot.gif
File:Montecarlo guide.pdf
File:Monthly snap.sh.txt
File:Mosfetfinfet.png
File:Msfcn varpulse.m
File:Msp dc divschem.png
File:Msp dc fullschem.png
File:Msp dc fullschem2.png
File:MtgECE3663 real 1-bitAND schematic.s
File:MtgECE3663 real 16-bitAND schematic.s
File:Multgen.BAS
File:Multi Target.doc
File:Multiarea.png
File:Multipower.png
File:Mux Factor.jpg
File:Mux-Based CLB Example.jpg
File:Mux.png
File:Mux2to1TransientResponse.png
File:MuxSchematic.PNG
File:Mv-DOE-PI-talk-mar2013.pdf
File:Mv-EAGER-SDCI-review-sept2011.pdf
File:Mv-EAGER-SDCI-review-sept2011.ppt
File:Mv-ESCC-talk-jan2013.pdf
File:Mv-SDCI-review-oct2012.ppt
File:Mv-UHawaii-talk-jan2013.pdf
File:Mv-chris-DOE-PI-mtg-mar1-2012.pdf
File:Mv-chris-ESCC-talk-jan26-2012.pdf
File:Mv-jie-liu-UVA-EAGER-SDCI-review-mar2012.pdf
File:Mv-jie-liu-UVA-EAGER-SDCI-review-mar2012.ppt
File:N45nm final.eps
File:N45nm final.jpg
File:N8k4xb1.PNG
File:N8k4xb2.PNG
File:N8k4xb3.PNG
File:NAND LH 20.png
File:NAND LH 21.png
File:NAND LH 22.png
File:NAND LH 23.png
File:NAND supply bias.png
File:NAND tb.png
File:NBTIModelCadence.jpg
File:NBitDecoderSchematic.il
File:NCLViterbiBranchMetric.png
File:NCLViterbiDecoderCircuit.png
File:NCLViterbiNode.png
File:NCLViterbiPathMetric.png
File:NCLViterbiTrellis.png
File:NCSU PyCellTutorial v01.zip
File:NMOS VTL.scs
File:NMOS and PMOS Currents.jpg
File:NMOS and PMOS Currents.pdf
File:NUM WIRES.png
File:NX 4.0 Setup Images - Advanced 1.jpg
File:NX 4.0 Setup Images - Advanced 2.jpg
File:NX 4.0 Setup Images - Create New Connection.jpg
File:NX 4.0 Setup Images - Desktop Options.jpg
File:NX 4.0 Setup Images - Display Options 2.jpg
File:NX 4.0 Setup Images - Display Options.jpg
File:NX Advanced.png
File:NXconnect.JPG
File:NXlogin.JPG
File:NXsetup.JPG
File:NXwarning.JPG
File:Nand HL 20.png
File:Nand HL 21.png
File:Nand HL 22.png
File:Nand HL 23.png
File:Nand.png
File:NandLayout.PNG
File:Nbti degradation calcs.m
File:NbtiAware.jpg
File:NbtiEq.jpg
File:NbtiImport.m
File:NbtiMttf.jpg
File:NbtiTechScaling.jpg
File:Ndynamic-adder.png
File:NedBrush.jpg
File:New timeline.jpg
File:New-pcell.jpg
File:NewProject.jpg
File:NewSenseAmp.bmp
File:NewSenseAmpRow64.bmp
File:Newmux.txt
File:Niubility.PNG
File:Nmos.jpg
File:No 1.6um small.png
File:NoCorrection.JPG
File:Node.java
File:Noise vs power.png
File:Nor HL 20.png
File:Nor HL 21.png
File:Nor HL 22.png
File:Nor HL 23.png
File:Nor LH 20.png
File:Nor LH 21.png
File:Nor LH 22.png
File:Nor LH 23.png
File:Nor.PNG
File:Notechfile.gif
File:Null.pl.txt
File:Num sensorsVSaccuracy.m
File:Numset.java
File:Nvl win.zip
File:Nvl win.zip.jpg
File:Nvl.jpg
File:Nvramb.zip
File:Nx logged in gnome.png
File:Nx logged in.png
File:Nx new connection use nx login.png
File:Nx new connection.png
File:Nx new connection1.png
File:Nx new connection2.png
File:Nx setup.png
File:Nx welcome.png
File:Nx welcome1.png
File:Nx welcome2.png
File:OPDK.zip
File:OR LH 20.png
File:OR LH 21.png
File:OR LH 22.png
File:OR LH 23.png
File:OR.png
File:Oceanref.pdf
File:Oceanreference.pdf
File:Old timeline.jpg
File:Old-pcell.jpg
File:OneBitAdderSimFull.png
File:Op swtiching energy.JPG
File:Op swtiching time.JPG
File:OpenSPARC Primer 1.doc
File:OpenSPARC Primer 2.doc
File:OpenSPARC Primer 3.doc
File:OpenSPARCT1 DVGuide.pdf
File:OpenSPARCT1 ExternalInterface.pdf
File:OpenSPARCT1 MegaCell.pdf
File:OpenSPARCT1 Micro Arch.pdf
File:Openmsp setup.png
File:Openssh.putty.0.jpg
File:Openssh.putty.1.jpg
File:Openssh.putty.2.jpg
File:Openssh.putty.3.JPG
File:Openssh.putty.4.JPG
File:Openssh.putty.5.JPG
File:Openssh.putty.6.JPG
File:Optimal Driver Sizing.jpg
File:Optimal Repeater Buffer vdd0p35 vddc0p5 180pg.bmp
File:OptimizationEdited.png
File:Optimizer Results.pdf
File:Or Gate Cadence Schematic.png
File:Or HL 20.png
File:Or HL 21.png
File:Or HL 22.png
File:Or HL 23.png
File:Or Simulation 00.png
File:Or Simulation 01.png
File:Or Simulation 10.png
File:Or Simulation 11.png
File:Or16bNetlist.txt
File:OrGateSchematicsView.png
File:OrGateTestView.png
File:OrGateTransientResponse.png
File:Orange.java
File:Org.png
File:Organized Crime Design Review 1.pdf
File:Organized Crime Design Review 2.pdf
File:Osu-socks.gif
File:Out.png
File:OutDrive.PNG
File:OutInverter.txt
File:OutNAND.txt
File:OutNOR.txt
File:OutOfOrderLoad.jpg
File:OutputAND HL.txt
File:OutputAND LH.txt
File:OutputF2 HL.txt
File:OutputF2 LH.txt
File:OutputNAND HL.txt
File:OutputNAND LH.txt
File:OutputNOR HL.txt
File:OutputNOR LH.txt
File:OutputOR HL.txt
File:OutputOR LH.txt
File:OutputXOR HL.txt
File:OutputXOR LH.txt
File:OverallSize vs CriticalPath.pdf
File:Overallmetric.jpg
File:P&r.png
File:PABAIM VHDL SIMU.png
File:PABIM-Design Delivery.zip
File:PADS CAM Tutorial.pptx
File:PADS CELL.JPG
File:PADS Layout Tutorial.pptx
File:PADS Schematic Tutorial.pptx
File:PBeshay QualExam Presentation.pptx
File:PBeshay Qualifying Exam Paper.pdf
File:PD.png
File:PDF.jpg
File:PFD PRESENTATION.ppt
File:PIC16C5X.pdf
File:PICO.doc
File:PICOreport.doc
File:PICo Arithmetic and Logic Unit.ppt
File:PICo Design Project2.ppt
File:PMOS VTL.scs
File:PO 983686 Spectrum.pdf
File:PO. Corwi.986598.pdf
File:POWER.txt
File:PP.pdf
File:PRECHGen.bmp
File:PRECHGenRow64.bmp
File:PS.png
File:PSET1 GRAPH POWER VS FREQUENCY.docx
File:PTM models.PNG
File:PWM output.snap.jpg
File:PZT 5Aand5H.pdf
File:PackageModelSchematic.gif
File:PackageModelSchematic.jpg
File:PacketWindow.jpg
File:Pad connected to chipedge.png
File:Padring descriptions.xls
File:Padring.xls
File:Paper.PDF
File:PaperEric Xinfei.pdf
File:Pareto Curve (no repeater vdd=0.4).png
File:Pareto.jpg
File:Pareto1.PNG
File:Pareto2.PNG
File:Parityprediction.bmp
File:Partial product matrix generation.jpg
File:Pass A transient.png
File:Pass A.png
File:Passgate-r.png
File:Passgate.png
File:Patch bd 10 2007.pdf
File:PatchDemo.JPG
File:PatchIC Tasks v1.doc
File:PatchMtg053007.doc
File:PatchMtg060607.doc
File:PatchMtg061307.doc
File:PatchMtg061907.doc
File:PatchMtg062707.doc
File:PatchMtg071107.doc
File:PatchMtg071707.doc
File:PatchMtg080807.doc
File:PatchMtg091907.doc
File:PatchMtg092607.doc
File:PatchMtg100307.doc
File:PatchMtg101007.doc
File:PatchMtg102407.doc
File:Pattern Generator Programmatic Interface.pdf
File:Pcad2001 gerber file generation.pdf
File:Perf.png
File:Permissions.png
File:Pex1.png
File:Pex2.png
File:Phase noise paper.pdf
File:Phase noise.jpg
File:PhaseNoise.pdf
File:Physical design folder.zip
File:PiModel.png
File:Pic1.png
File:Pic3.png
File:Pictb 1 3.vhd
File:Picture1.JPG
File:Picture1.jpg
File:Picture1.png
File:Picture2.png
File:Picture3.png
File:Picture4.png
File:Piecharts.png
File:Piimage001.png
File:Pimage.png
File:Pimage001.gif
File:Pimage001.png
File:Pimage002.jpg
File:Pimage003.jpg
File:Pin Layout.xls
File:Pin List Chip Desc.xls
File:Pin List Num.xls
File:Pins.tcl
File:Pipeline.JPG
File:Place.PNG
File:Place.gif
File:PlaceOpt.tcl
File:Placement macros.jpg
File:Placement.PNG
File:Plan.png
File:Plot - Channel Width vs Segment Length.jpg
File:Plot - Critical Path vs Segment Length.jpg
File:Plot - Overall Size vs Critical Path.jpg
File:Plot - Routing Area vs Segment Length.jpg
File:Plot - Total Area vs Critical Path.jpg
File:PlotGraph-HPSR2013.zip
File:PlotSection des.cmd
File:Pmos no edge.il
File:Po.par
File:Pol test.m
File:PostiveEdgeTriggeredRegisterNetlist.txt
File:Pow1.png
File:Pow2.png
File:Power gating.jpg
File:Power network simulation.png
File:Power network.png
File:Power vs freq.png
File:Power-gated-prefix.png
File:Power.JPG
File:Power.jpg
File:Power.ocn
File:Power.png
File:PowerDomainScripted.jpg
File:Precharge.jpg
File:Presentation Slides-Characterization of C2MOS Flip-Flop in Sub-Threshold Region.pdf
File:Presentation.pdf
File:Presentation.ppt
File:Presentation.pptx
File:PresentationSlides.pdf
File:PrintingTypes.jpg
File:ProcessCorner50C1 2V.png
File:Progess for Design Review 1.docx
File:ProgressReport 4-20.pptx
File:Project ASIC SoC SADI.tar.gz
File:Project Presentation.ppt
File:Project Proposal FPGA Interconnect Fall2011.docx
File:Project Proposal Wei Zhe.pdf
File:Project Proposal.doc
File:Project Proposal.pdf
File:Project Report KamChong.doc
File:Project Report.doc
File:Project Review.doc
File:Project designReview2.doc
File:Project files Wei Zhe.zip
File:Project presentation.ppt
File:Project proposal.doc
File:Project proposal.pdf
File:Project report ADD upd.docx
File:Project report arrabikim.pdf
File:Project report template 120407.doc
File:Project report template.doc
File:Project report.doc
File:Project report.pdf
File:ProjectFiles.zip
File:ProjectPaper.docx
File:ProjectProposal.doc
File:ProjectProposal.docx
File:ProjectReport.doc
File:ProjectReportFinal.pdf
File:Projectfig1.png
File:Projectfig10.png
File:Projectfig11.png
File:Projectfig12.png
File:Projectfig13.png
File:Projectfig14.png
File:Projectfig15.png
File:Projectfig2.png
File:Projectfig3.png
File:Projectfig4.png
File:Projectfig5.png
File:Projectfig6.png
File:Projectfig7.png
File:Projectfig8.png
File:Projectfig9.png
File:Proper lvs.JPG
File:Proposal Boley.pdf
File:Proposal BoudaoudLukas Final.docx
File:Proposal VLSI 6332.docx
File:Proposal doc klinefelter.pdf
File:Proposal pres klinefelter.pdf
File:Proposal.doc
File:Proposal.pdf
File:ProposalVLSI6332.pdf
File:Proposed MTCMOS flip-flop design 1.bmp
File:Proposed MTCMOS flip-flop design 2.png
File:Proposedflow.jpg
File:Propsal puqing FPCAsubcore.doc
File:Pseudo-static MTCMOS flip-flop with outer feedback.bmp
File:Pt.zip
File:Ptc amoeba view.jpg
File:Ptm2spectre.pl.txt
File:PtmLib.scs
File:Pts eval 1way.c
File:Pts eval.c3.c
File:Pwrdoms1.JPG
File:Pwrdoms10.JPG
File:Pwrdoms2.JPG
File:Pwrdoms3.JPG
File:Pwrdoms4.JPG
File:Pwrdoms5.JPG
File:Pwrdoms6.JPG
File:Pwrdoms7.JPG
File:Pwrdoms8.JPG
File:Pwrdoms9.JPG
File:PyFPGA source.zip
File:Pycell inverter layout.png
File:Pycell.PNG
File:PyrosTutorials.gif
File:Pyrosmain.png
File:QQ20121212-1.jpg
File:QQ20121212-1.png
File:QQ20121212-2.jpg
File:Qcrit.gif
File:Qual Feedback.pdf
File:QualExam 0116 klinefelter.pdf
File:QualPres klinefelter.pptx
File:RB EG 01.pdf
File:RB EG 02.pdf
File:RB EG 04.pdf
File:RCA Addition Stage.jpg
File:RD2.PNG
File:README.txt
File:RFM antenna.pdf
File:RISC.zip
File:RMann PhDdissertation Sept2010.pdf
File:RMann PhDproposal Nov2009.pdf
File:RO CKT.png
File:RTL1.JPG
File:RTL2.JPG
File:RTLResultSchematic.png
File:RW MUX.jpg
File:Racter.png
File:Rcadel.png
File:Rcastatpow.png
File:Rcaswitpow.png
File:ReadAMBA.png
File:Reading group w1.pptx
File:Readme.txt
File:Rec delay.JPG
File:Rec energy.JPG
File:ReconfigurableAdderGuevaraGregg.pdf
File:Recursive Structure block multiplication.jpg
File:RefBernstein06.pdf
File:References for Design Review 1.docx
File:Register.jpg
File:Register.png
File:Register16Bit.scs
File:Register1bit strips.png
File:Reimbursement Form UVa.xls
File:Relative Currents.jpg
File:RemoteDesktop.exe
File:RemoveDuplicateLines.txt
File:Repeat.PNG
File:Repeater Delay Curve.pdf
File:Repeater.jpg
File:RepeaterDelay CSA1 vdd0p35 vddc0p5 180pg.jpg
File:RepeaterED CSA1 vdd0p25 0p5.jpg
File:RepeaterEDP CSA1 vdd0p25 0p5.jpg
File:RepeaterEDP CSA1 vdd0p35 vddc0p5 180pg.jpg
File:RepeaterEnergy CSA1 vdd0p35 vddc0p5 180pg.jpg
File:RepeaterSignal Buffer vdd0p35 vddc0p5 180pg.bmp
File:RepeaterSignal CSA1 vdd0p35 vddc0p5 180pg.bmp
File:Replace all2.png
File:Replace libs.png
File:Report area dft.png
File:Report area.png
File:Report constraint.png
File:Report timing.pdf
File:Report timing.png
File:Report.pdf
File:Res.ocn
File:Reserved Registers.xls
File:Review 2final.doc
File:Revised VLSI.ppt
File:Riddle1.gif
File:Right click svn pop menu.png
File:RingOsc.jpg
File:Ringosc.png
File:Ringoscfreq.png
File:Ringoscstatpow.png
File:Ringoscstatpowzoom.png
File:Roadmap.jpg
File:Robust Low Power VLSI Group.ste
File:Route.java
File:Route.tcl
File:Router-HPSR2013.zip
File:Rpviewer.png
File:Rtl.png
File:Rtl.tcl
File:Run cadence.sh
File:Running Simulation Tutorial Supplement.doc
File:Rwm BFLY aug27.vi
File:Rwm Vt PMOS sept2.vi
File:Ryan Huang Unluer.pdf
File:S fun examples.png
File:S1 Core plus FPU.ppt
File:S1 defs.h
File:S1 top.v
File:S1 with srams.png
File:S14NAND ALU.png
File:S4 n65a.inp
File:S4 n65b.inp
File:S4 n65c.inp
File:S4 n65d.inp
File:S4 nmos65.inp
File:S4nmosEchar.inp
File:SDCI-dennis.pdf
File:SDCI-dennis.ppt
File:SETUP TSMC65Setup.png
File:SEU in Nanoscale CMOS final.ppt
File:SKhanna MSthesis July2011.pdf
File:SKhanna PhDqual 2010.pdf
File:SKhanna ULP PLLs.pptx
File:SLAC-BNL-scripts.tar.gz
File:SNMpics.zip
File:SNalam MSthesis July2008.pdf
File:SNalam PhDdissertation Aug2011.pdf
File:SNalam PhDproposal 2010.pdf
File:SOC Final Presentation.pptx
File:SOC PROJ.tgz
File:SOC presentation 4.22.10.pptx
File:SOCs and the CELL processor.pdf
File:SRAM Compiler Scripts.rar
File:SRAM Design for Speed.ppt
File:SRAM MTCMOS flip-flop.bmp
File:SRAM Schematics.zip
File:SRAM jmb.zip
File:SRAM questions.pdf
File:SRAM1bitLayout.png
File:SRAM8192CellsLVSCLEAN.txt
File:SRAMBlock64.bmp
File:SRAMLayout.docx
File:SRAMLayout.il
File:SRAMTest.png
File:SRAMhierarchy.doc
File:SRAMreadassist.pdf
File:SRFlipFlop.svg
File:SRandBufferPowerGate.png
File:SRandBuffers.png
File:SSSL.sl
File:STT-RAM presentation.pptx
File:SUPR1.png
File:SUPR2.png
File:SUPR3.png
File:SUPR4.png
File:SYN3.png
File:SYNOUT.png
File:SYNOUT2.png
File:Sample simulation.bmp
File:Sample-and-Attribute.png
File:Sample.zip
File:Scaling.bmp
File:Scaling.jpg
File:Scan dft.png
File:Scan postclock.jpg
File:Scan postplace.jpg
File:Scan postroute.jpg
File:Schedule PatchIC v1.xls
File:Schedule final.jpg
File:Schedule.png
File:Schem.png
File:Schematic Generation User Guide.pdf
File:Schematic simulation files.zip
File:Schematic.jpg
File:Schematic.png
File:Screenshot-1.bmp
File:Screenshot-4.png
File:Script.pt.txt
File:Scripting Environment.jpg
File:Sdc gen.pl.txt
File:Sdprofile.jpg
File:Sdprofile3.jpg
File:Sense Amps.jpg
File:Sensor schematic.png
File:Sensor simulation 1.png
File:Sensor simulation 2.png
File:Sensor simulation 3.png
File:Sensor simulation 4.png
File:Seq2.PNG
File:Sequence.PNG
File:Setup ss32.tcl
File:Setup-cadence.script
File:SetupClassX XLP1.csh
File:SetupClassX.csh
File:Sfnc template.m
File:Sfun define.jpg
File:Shakhsheer proposal ppt.pdf
File:Shakhsheer proposal revised.pdf
File:Shift.png
File:Shifter Ocean Test.ocn
File:Shifter.png
File:ShifterNetlist.txt
File:ShifterNetlist2.txt
File:Shifterplot.png
File:Shiftersubckts.txt
File:Shrivastava PhDProposal Presentation.pdf
File:Shrivastava PhDProposal Talk.pdf
File:Shrivastava PhDProposal.pdf
File:Si.par
File:Sigma Delta ADCs Mid Review.pdf
File:Sigma Delta ADCs final.pdf
File:Signal Output(VDD VDDc 0p2).jpg
File:Signal Propagation (VDD 0p2 20PGs).jpg
File:Signal Propagation (VDD 0p75 20PGs).jpg
File:Signal Propagation Comparison(vdd 0p25 vddc 0p4).jpg
File:Signal Propagation Driver Size vdd0p3 vddc0p45 alu4 i9.jpg
File:Signal Propagation alu4 vdd0p25 vddc0p4.jpg
File:Signal Propagation alu4 vdd0p25.jpg
File:Signal Propagation(VDD VDDc 0p2).jpg
File:SignalComparison Buffer CSA2 vdd1p0 HL.bmp
File:SignalComparison Buffer CSA2 vdd1p0 LH.bmp
File:Sim behav and.png
File:Sim behav div.png
File:Sim behav mult.png
File:Sim behav xor.png
File:Sim rc.tcl
File:Sim1.JPG
File:Sim2.JPG
File:SimFiles.zip
File:SimNoOpt.png
File:SimSomeOpt.png
File:Simple synth script.tcl
File:Simulation 1a.png
File:Simulation 1b.png
File:Simulation 1c.png
File:Simulation Results Preface.doc
File:Simulation and CalculationPreface.doc
File:Simulation timing.png
File:Simulation-result-v2-8-12-2009.xlsx
File:Simulation.png
File:Simulation.zip
File:SimulationandCalculations.doc
File:Singlechanneltest spi.png
File:Sis12.exe
File:SizePick.JPG
File:SizeRes.jpg
File:Sizes.txt
File:Sizing.jpg
File:Skhanna anigam ece632 fall08 ppt.ppt
File:Skhanna anigam ece632 fall08.doc
File:Skill import.zip
File:Skill1.png
File:Skill2.png
File:Skill3.png
File:Skill4.png
File:Slow ramp sub ascend.vi
File:Slow ramp sub.vi
File:Smsfuntmpl.m
File:Snags and Design Kit Struggles.doc
File:SneakLeakageSchem.png
File:SoCKs Flow.ppt
File:SoCks.pptm
File:Sp12TeamANDFinalBlockDiagram.png
File:Spc2wbm.v
File:Spd.png
File:Specman-tight.png
File:SpiceInInput TSMC65Setup.png
File:SpiceInOk TSMC65Setup.png
File:Spicore powerextract.png
File:Spin Transport in Magnetic Tunneling Junction.doc
File:Spitopresults 33.png
File:Spitopresults 500m.png
File:Sram.jpg
File:Ssl.conf
File:St Dev Plots.png
File:St p.png
File:Standard cells.PNG
File:Star rcx1.zip
File:Starrc.zip
File:Static-adder.png
File:StaticI CSA2 ModST LHvsHL vdd0p3.bmp
File:StaticI CSA2 ModST vdd0p3.bmp
File:StaticI SAs.jpg
File:StatisticalDesign.pdf
File:Stimuli vec howto.png
File:Stimuli.vec
File:Stream in warnings.png
File:Stream out gds general.png
File:Stream out gds layer map.png
File:StreamInOptions.jpg
File:Stress activity.JPG
File:Stress.JPG
File:Structure.JPG
File:Stt-ram overview.png
File:Stt-ram read.png
File:Stt-ram results.png
File:Stt-ram write.png
File:Stt-ram-tools.pdf
File:Sub-Threshold Standard Cell Tool - PPT Compatiblity.ppt
File:SubVt10T SRAM Bitcell.pdf
File:Subcircuit inside a MPFA block.jpg
File:SubcircuitsAMI06.scs
File:SubcktFA.scs
File:Sublatch1-r.png
File:Sublatch1.png
File:Subsystem define.png
File:Subsystem trigen.png
File:Subtractor.png
File:Subvtcurrent.jpg
File:SuccessfulLoad.jpg
File:Summ-desc-refs.pdf
File:Superscalar parameter.jpg
File:Superset Adder-Paper.pdf
File:Superset Adder-Presentation.pptx
File:Superset adder taxonomy paper.pdf
File:Superset designware.zip
File:Superset presentation.ppt
File:Superset presentation.pptx
File:Superset-table1.png
File:Superset.mcl
File:Superset32.vhd
File:SupplementalDoc rwc3bf.pdf
File:SupplementalDocument.doc
File:Sw NBTI.lvproj
File:Sw NBTI.zip
File:Sw Vt PMOS oct21.vi
File:Sw2 sc.zip
File:Swb demo1.jpg
File:Swb demo2.jpg
File:Swb env.jpg
File:Swb env1.jpg
File:SweepRows.zip
File:Swrvr clib.v
File:Symbol TSMC65Setup.png
File:Syn setup.txt
File:Syn.setup
File:Syn.setup1
File:Syn.setup2
File:Syn.setup3
File:Synopsys updated lef.tar.bz2
File:Synopsys updated physical library.tar.bz2
File:Synth check.txt
File:Synth.cpf
File:Synth.tcl
File:Synthesis comparison.txt
File:Synthesis folder.zip
File:Synthesis.PNG
File:System Data Flow.jpg
File:System Data Flow.vsd
File:T-vpack.o
File:T1 CIW.gif
File:T1 LibMang.gif
File:T1 LibPathEdr.gif
File:T1 NewFile.gif
File:T1 NewLib.gif
File:T1 SchAddPins.gif
File:T1 SchFets.gif
File:T1 SchFetswPins.gif
File:T1 SchInstNfet.gif
File:T1 SchInverter.gif
File:T1 SchemBlank.gif
File:T1 SymbInv.gif
File:T2 AnalogEnv.gif
File:T2 AnalysisDC.gif
File:T2 CapProp.gif
File:T2 DCdone.gif
File:T2 InvTransSim.gif
File:T2 ModelFile.gif
File:T2 ParInvs.gif
File:T2 SetSpectre.gif
File:T2 TBschem.gif
File:T2 VTCout.gif
File:T2 Variable.gif
File:T2 VinDC.gif
File:T2 VinTRAN.gif
File:T2B.png
File:T2BCODE.png
File:T2b SimWaveforms.gif
File:T3 CreateCV.gif
File:T3 DRC.gif
File:T3 DRCMarkers.gif
File:T3 LayoutCVempty.gif
File:T3 LayoutContactDialog.gif
File:T3 LayoutCreatePinDiag.gif
File:T3 LayoutDRC.gif
File:T3 LayoutFETs.gif
File:T3 LayoutFinal.gif
File:T3 LayoutPaintDrains.gif
File:T3 LayoutPaintRails.gif
File:T3 LayoutPaintTap.gif
File:T3 LayoutPlaceContact.gif
File:T3 LayoutPlaceFETs.gif
File:T3 LayoutPoly.gif
File:T4 ExtractedView.gif
File:T4 LVS.gif
File:T4 LVSsuccess.gif
File:TASE UG.pdf
File:TASE USER GUIDE.pdf
File:TEAM NOR COMPLETE NETLIST.docx
File:TFA-adder.png
File:TGFF.png
File:TIBAN.pdf
File:TIMING.txt
File:TOOL FLOW.doc
File:TRNG.ppt
File:TS4.config
File:TSMC65 Comparison - Gm-NMOS.jpg
File:TSMC65 Comparison - Gm-NMOS.pdf
File:TSMCPDKTools TSMC65Setup.png
File:TSPC.jpg
File:TWiki header-old.gif
File:TWiki header.gif
File:TXGate4xMinRow64.bmp
File:Table - Optimal Architecture 2.jpg
File:Table - Optimal Architecture ADP (alu4 k6n8d1).jpg
File:Table - Optimal Architecture CriticalPath (alu4 k6n8d1).jpg
File:Table - Optimal Architecture TotalArea (alu4 k6n8d1).jpg
File:Table - Optimal Architecture Utilization (alu4 k6n8d1).jpg
File:Table - Optimal Architecture.jpg
File:Table - Writing to the 5T Bitcell.jpg
File:Table1.png
File:Table2 3.png
File:Table2.png
File:Table3.png
File:Table4.png
File:Table5.png
File:Table6.png
File:Table7.png
File:Tapeout Schedule - August.jpg
File:Tapeout Schedule - July.jpg
File:Tapeout Schedule - November.jpg
File:Tapeout Schedule - October.jpg
File:Tapeout Schedule - September.jpg
File:Tasks breakdown.jpg
File:Tcad sims overview.jpg
File:Tcsh comm.sh
File:Tdc related work.png
File:Tdc schematic.png
File:Tdc simulation results.png
File:Tdc.png
File:TddbMttf.jpg
File:TddbTechScaling.jpg
File:Team NOR Project Report21.docx
File:Team Nor Project Report1.doc
File:Team xor presentation.ppt
File:Team xor report.doc
File:Team1-Netlist.txt
File:Team1-Presentation.ppt
File:Team1-Report.doc
File:Team1-figure Power.BMP
File:Team1-figure addWC.BMP
File:TeamMuxPPT.ppt
File:TeamSchematics.il
File:TeamXOR Final Circuit.jpg
File:TeamXORLibrary.scs
File:TeamXORLibrary.txt
File:TeamXORLibraryv1.txt
File:TeamXORSchematic.il
File:Tech.Thesis.doc
File:TechDisplay boundary.jpg
File:TechDisplay drawing.jpg
File:TechDisplay net.jpg
File:TechconStackSRAM.pdf
File:Technical Thesis - Carr Reyno.pdf
File:TechnologyFileManager.jpg
File:TechnologyFileManager.tiff
File:Tektronix VISA.pdf
File:TemplateList.txt
File:Templates.zip
File:Test Circuit FPGA Interconnect Fall2011.bmp
File:Test Circuit FPGA Interconnect Fall2011.pdf
File:Test Image.png
File:Test.emf
File:Test1 stimulus.txt
File:Test2 PGA.tpg
File:Test2 TLA.tla
File:TestboardImage.jpg
File:Testing the RFID Chip.docx
File:Tetramax.zip
File:Tgates.png
File:ThSRAM NxM.il
File:The Niubility.pdf
File:The Niubility.png
File:TheNiubilityDesignReview2.docx
File:Thin blockDiagram.bmp
File:Thin p2p acc.jpg
File:Thin p2p.pdf
File:ThinCellSRAM.bmp
File:ThinChipFinal2.pdf
File:Thumb NedBrush.jpg
File:Thumb mateja headshot.jpg
File:Timage001.png
File:Timage002.gif
File:Timage002.png
File:Timage003.gif
File:Timage003.png
File:Timage004.gif
File:Timage004.png
File:Timage005.gif
File:Timage005.png
File:Timage006.gif
File:Timing Diagram.pdf
File:Timing.png
File:TimingSumarry.png
File:Toggle bindkeys.il
File:Toolflow3.eps
File:Toolflow4.eps
File:Top Level.JPG
File:Top.tcl
File:TopDatapathModule.v
File:TopDownSimulator.java
File:TopLevel Blockage.png
File:TopLevel BlockageOptions.png
File:TopLevel CellPlacement.png
File:TopLevel FinishedFloorPlan.png
File:TopLevel FinishedVDDRoute.png
File:TopLevel FloorPlan.png
File:TopLevel FloorPlan1.png
File:TopLevel VDDRouting1.png
File:TopLevel VDDRouting2.png
File:TopScript.tcl
File:Topleveltest spi.png
File:Total PN LC.bmp
File:Total PN.bmp
File:Tp header w.png
File:Tp header w.ppt
File:Traj10p1.png
File:Traj10p2.png
File:Traj500p1.png
File:Traj500p2.png
File:TranAnalysis.PNG
File:Trangate.png
File:Trans.ocn
File:Transistor Model.zip
File:Tree Addition2.jpg
File:Tree addition.jpg
File:Trigger.PNG
File:Trion RIE.doc
File:Ts.png
File:Tuning range.JPG
File:Turbo Sputterer.doc
File:Tut1 AttachTech.jpg
File:Tut1 addFet.jpg
File:Tut1 addInst.jpg
File:Tut1 addInstBrowse.jpg
File:Tut1 addPfet.jpg
File:Tut1 addpins.jpg
File:Tut1 blankSchem.jpg
File:Tut1 fetsPlaced.jpg
File:Tut1 icfb.jpg
File:Tut1 libmgr.jpg
File:Tut1 newLib.jpg
File:Tut1 newSchem.jpg
File:Tut1 pins.jpg
File:Tut1 schemdone.jpg
File:Tut1 symbol.jpg
File:Tut2 ADE.jpg
File:Tut2 DCsetup.jpg
File:Tut2 Indefn.jpg
File:Tut2 OutCapvar.jpg
File:Tut2 VTCplot.jpg
File:Tut2 finalTBschem.jpg
File:Tut2 models.jpg
File:Tut2 operatingpoint.jpg
File:Tut2 outcap.jpg
File:Tut2 parallel.jpg
File:Tut2 pulsesetup.jpg
File:Tut2 simHost.jpg
File:Tut2 simtextout.jpg
File:Tut2 transout.jpg
File:Tut2 vdc.jpg
File:Tutorial.bmp
File:Tutorial.doc
File:Tutorial.emf
File:Tutorial.m
File:Tutorial.pdf
File:Tutorial.png
File:Tutorial2.emf
File:Tutorial2b.png
File:Tutorial3.emf
File:Tvlsi encoding AC.pdf
File:Twiki Installation Notes.doc
File:Twiki Installation Notes.pdf
File:Twiki httpd.conf
File:Twiki install notes.txt
File:Two's complement shield.png
File:Typical.pdf
File:Typical.png
File:UVA-ESNet-DOE-Proposal-References.pdf
File:UVA-ESNet-DOE-mv-proposal.pdf
File:UVA-HNTES-CTRQ2013.pdf
File:UVA-HNTESII-Yr1-1Q-quarterly-report.pdf
File:Ultrasim wave.bmp
File:Ultrasonix Mask.png
File:UnbalancedBuffer Intermediate StackedStrongN vdd0p3.bmp
File:UnbalancedBuffer Intermediate StrongN Comparison Current vdd0p3.bmp
File:UnbalancedBuffer Intermediate StrongN Comparison GateCurrent vdd0p3.bmp
File:UnbalancedBuffer Intermediate StrongN Comparison StackStrength vdd0p3.bmp
File:UnbalancedBuffer Intermediate StrongN Comparison vdd0p3.bmp
File:UnbalancedBuffer Output vdd0p3.bmp
File:UnbalancedBuffer StrongN 1stStage vdd1p0.bmp
File:UnbalancedBuffer StrongN 2ndStage vdd1p0.bmp
File:Unmodified.PNG
File:Untitled.bmp
File:Updated PICo Paper.doc
File:Upf d.png
File:Upf h.png
File:Upf.png
File:UploadPlease.txt
File:User param.tcl
File:Uva rotunda 2006 copy.jpg
File:Uva rotunda 2006 copy2.jpg
File:UvaEceSchematic.il
File:V area.png
File:V area2.png
File:V1.png
File:V2.png
File:V3.png
File:V4.png
File:VASPTutorial.pdf
File:VCO VS DCO.jpg
File:VDDH DV.png
File:VDDH ED.png
File:VDDH EV.png
File:VDDH LEV.png
File:VDDL DV.png
File:VDDL ED.png
File:VDDL EV.png
File:VDDL LEV.png
File:VDDSwitchDelay.png
File:VDDSwitchEn.png
File:VHDL.rar
File:VLSI 632.zip
File:VLSI 6332 Final Presentation.pdf
File:VLSI 6332 Final Presentation.pptx
File:VLSI Design Review 1 Final.docx
File:VLSI Final Paper 6332.docx
File:VLSI Final Paper 6332.pdf
File:VLSI Final Paper 6332V2.docx
File:VLSI Final Paper 6332V2.pdf
File:VLSI Final Report.pdf
File:VLSI PAPER.pdf
File:VLSI Poject 1.ppt
File:VLSI Poject Presentation.ppt
File:VLSI Presentation BradYanqing.ppt
File:VLSI Project Proposal.docx
File:VLSI Project Report-1.doc
File:VLSI Report KloppRabindranathNguyenYao.pdf
File:VLSI SRAM block diagram.png
File:VLSI Term Paper-Characterization of C2MOS Flip in Sub-Threshold Region.pdf
File:VLSI design review 1.pdf
File:VLSI project presentation slides.pdf
File:VLSI proposal Low Leakage LUT KejiaLi YangFu.doc
File:VLSI6332 SADI ITALO FINAL REPORT.pdf
File:VLSI6332 Sadi Italo.tgz
File:VLSI6332 Sadi Italo.zip
File:VLSI6332 sadi italo DLL.pptx
File:VLSIDesignProjectProposal.pdf
File:VLSIDesignReview2.pdf
File:VLSIDesignReviewII.docx
File:VLSIFinal.pdf
File:VLSIFinalPres-Crumbley-Gaither-Grosvenor.ppt
File:VLSIPPT.ppt
File:VLSIpresentation.ppt
File:VPR 5p0 SCRIPTS.zip
File:VPR 6p0 SCRIPTS.zip
File:VPR T-VPack.pdf
File:VPR Textbook.pdf
File:VPR User Manual 5.0.pdf
File:VPR User Manual 6.0.pdf
File:VQ1.pdf
File:VTC Buf ST ModST CSA vdd0p25 HL.jpg
File:VTC Buf ST ModST CSA vdd0p25 LH.jpg
File:VTC CSA2 ModST vdd0p3.bmp
File:VTC Inv Size5PInv Stack5PInv vdd0p3.bmp
File:VTC Inv Stack5NInv Stack5PInv vdd0p3.bmp
File:VTCs SAs.jpg
File:Variation resilient building blocks.pdf
File:Variation.png
File:Vco in.bmp
File:Vdd.GIF
File:Vdd.jpg
File:Vec2pwl kc2 modified.pl.txt
File:Vec2pwl.pl.txt
File:VerilogIn.jpg
File:VerilogInDialog.png
File:ViPro 04 01 13.pdf
File:ViPro UG.pdf
File:ViPro Updated Status.pdf
File:Visual UPF script.png
File:Visual UPF.png
File:Vlse blockdiagram.png
File:Vlse designreview1.pdf
File:Vlse designreview2.pdf
File:Vlse proposal.pdf
File:Vlsi final report finalfinal.doc
File:Vnc1.bmp
File:Vnc2.bmp
File:Vnc3.bmp
File:Vnc4.bmp
File:Vncconfig.bmp
File:VoltRes.jpg
File:Voltage Controlled Oscillators.pptx
File:Voltage rail pitches.jpg
File:Voltage sensor.png
File:VoutVsLocation1x.jpg
File:Vpr.o
File:Vprinterpreter.pl.txt
File:Vstest000.png
File:Vstest001.png
File:Vstest002.png
File:Vstest003.png
File:Vstest004.png
File:Vstest005.png
File:Vstest006.png
File:Vstest007.png
File:Vstest008.png
File:Vstest009.bmp
File:Vstest010.bmp
File:Vt vs FREQDEV.png
File:Vth-snm.ocn
File:W MUX.jpg
File:WAR2.PNG
File:WIKIplot.png
File:WL-BL Assignment (CBox Mini-FPGA k4n1).jpg
File:WL-BL Counts.jpg
File:WL-BL Orientation (CBox).jpg
File:WL-BL Orientation (SBox).jpg
File:WallaceTreeMultipliermetric.jpg
File:Warnings parse enc.txt
File:Warnings parse rc.txt
File:Waveform1.jpg
File:Waveform2.jpg
File:Wcp.ocn
File:Wear1.pdf
File:Wear2.pdf
File:Wear4.pdf
File:Wear5.pdf
File:Weekly snap.sh.txt
File:WeiZhang ZheSong FinalProjectReport.pdf
File:Win zip folder.jpg
File:Win zip open.jpg
File:Win zip welcome.jpg
File:Wizard 1.bmp
File:Wizard 10.bmp
File:Wizard 11.bmp
File:Wizard 12.bmp
File:Wizard 13.bmp
File:Wizard 14.bmp
File:Wizard 15.bmp
File:Wizard 16.bmp
File:Wizard 17.bmp
File:Wizard 18.bmp
File:Wizard 19.bmp
File:Wizard 2.bmp
File:Wizard 20.bmp
File:Wizard 21.bmp
File:Wizard 22.bmp
File:Wizard 23.bmp
File:Wizard 24.bmp
File:Wizard 25.bmp
File:Wizard 26.bmp
File:Wizard 27.bmp
File:Wizard 3.bmp
File:Wizard 4.bmp
File:Wizard 5.bmp
File:Wizard 6.bmp
File:Wizard 7.bmp
File:Wizard 8.bmp
File:Wizard 9.bmp
File:WordSelect1to2DEMUX.bmp
File:WordSelect1to2DEMUXRow64.bmp
File:Wordline.jpg
File:Write Amp.jpg
File:Write one.PNG
File:WriteAMBA.png
File:WriteAssistWriteUp.pdf
File:Wtmmetric.png
File:XLP D W3 I-V curves.xls
File:XLP1 lib.defs
File:XLP2 lib.defs
File:XOR Final Circuit.jpg
File:XOR2.ps
File:Xilinx OpenSPARC Tutorial 1.doc
File:Xilinx OpenSPARC Tutorial 2.doc
File:Xor HL 1.png
File:Xor HL 21.png
File:Xor HL 22.png
File:Xor HL 23.png
File:Xor LH 20.png
File:Xor LH 21.png
File:Xor LH 22.png
File:Xor LH 23.png
File:YShakhsheer PhDqual 2011 ppt.pdf
File:YShakhsheer PhDqual 2011.pdf
File:YZhang PhDproposal 2012.pdf
File:YZhang PhDqual 2010.pdf
File:YZhang PhDqual 2011 ppt.ppt
File:YZhang PhDqual 2011.pdf
File:Yang wang buck converter.ppt
File:Yanqing proposal.pptx
File:Yq pfd cp final freq.bmp
File:Yq pfd cp final freq.png
File:Yq pfd cp reffreq and divout.png
File:ZOTEROHOW-TO.txt
File:ZZ-Chris-MV-Internet2 2012.pdf
File:Zhengyang-Liu.ppt
File:无标题2.jpg
File:无标题3.jpg
File:无标题4.jpg
FinalResults
Flow
FlowProposal
For new students
Fornewstudents
Fpu or1200
FreePDK
FreePDKSetup
FutureIdeas
GradMain
GraphFormatting
Group Business
Group name: ADD
Group name: AND
Group name: Flipflop
Group name: NAND
Group name: NOR
Group name: OR
Group name: SHIFT
Group name: XNOR
Group name: XOR
Group name:XOR
GroupBusiness
GroupDocTemplates
GroupICGroup
GroupPR
GroupWeekly
HNTES
HSPICE
HSPICE Quick Tutorial
HardSoftCodesign
Help:Editing
HowToBuildPCells
HybridDualCoreProcessor
IBM130SynthesisFlow
ICDesignChipBuildingPracticum
ICDesignMain
ICDesignMixedsignal
ICDesignMosis
ICDesignPCBMain
ICDesignPCBMainDRC
ICDesignPCBMainFabSubmit
ICDesignPCBMainGeneralHints
ICDesignPCBMainHotKeys
ICDesignPCBMainIndustryLingo
ICDesignPCBMainOrcadHints
ICDesignPCBMainOrcadTutorial
ICDesignPCBMainPlanes
ICDesignPCBXYRS
ICDesignSimulationMain
ICDesignSimulationMainMonteCarlo
ICDesignSimulationMainPackageModeling
ICDesignTAPO
ICDesignTestingMain
ICDesignUDM
ICDesignVerilogA
ICGroupBenGroupAssistEducation
ICGroupBenGroupBodySensorNode
ICGroupBenGroupCLASS
ICGroupBenGroupChipTemplate
ICGroupBenGroupClassSeversAccessUnix
ICGroupBenGroupConferenceCalls
ICGroupBenGroupDARPAmitllXLP
ICGroupBenGroupDeleteClkNetwork
ICGroupBenGroupEnergyScalable
ICGroupBenGroupFellowshipOps
ICGroupBenGroupGenerateNetlist
ICGroupBenGroupHSPICEIntroduction
ICGroupBenGroupHowtoWorkFromHome
ICGroupBenGroupIBM130
ICGroupBenGroupIBM65
ICGroupBenGroupIBM90
ICGroupBenGroupISSCCConferencePlaning
ICGroupBenGroupJAZZSBC18
ICGroupBenGroupLayoutBindkeys
ICGroupBenGroupMATLAB
ICGroupBenGroupMITLLchipS09
ICGroupBenGroupMITLLchipS09 AutoGenSRAM
ICGroupBenGroupMITLLchipS09 BondDiagrams
ICGroupBenGroupMITLLchipS09 FDSOI
ICGroupBenGroupMITLLchipS09 Floorplan
ICGroupBenGroupMITLLchipS09 NBTI Sensors
ICGroupBenGroupMITLLchipS09 NBTISensors
ICGroupBenGroupMITLLchipS09 PinMapping
ICGroupBenGroupMITLLchipS09 ReconfigurableKSA
ICGroupBenGroupMITLLchipS09 ReconfigurableKSAwHeaders
ICGroupBenGroupMITLLchipS09 ReliabilitySensors
ICGroupBenGroupMITLLchipS09 SRAMReliabilitySensors
ICGroupBenGroupMITLLchipS09 SpecSheets
ICGroupBenGroupMITLLchipS09 SubVtSRAM
ICGroupBenGroupMITLLchipS09 Vendor
ICGroupBenGroupMITLLchipS09 du7x
ICGroupBenGroupMITLLchipS09 lowPowerSRAM
ICGroupBenGroupMITLLchipS09 yangwang
ICGroupBenGroupMakeRoomReservation&UploadScoresAsTA
ICGroupBenGroupMeetings
ICGroupBenGroupMultiThread
ICGroupBenGroupNewstudentTodo
ICGroupBenGroupNotesonOceanExample
ICGroupBenGroupOceanCurrent
ICGroupBenGroupOceanReference
ICGroupBenGroupOceanSetOption
ICGroupBenGroupOpenProblems
ICGroupBenGroupPDKHints
ICGroupBenGroupPDKsummary
ICGroupBenGroupPDKtemplate
ICGroupBenGroupPDVSComponents List
ICGroupBenGroupPDVSDefaultValues
ICGroupBenGroupPDVSDesignFileDoc
ICGroupBenGroupPDVSDesignPriorities
ICGroupBenGroupPDVSGlossary
ICGroupBenGroupPDVSMetricTable
ICGroupBenGroupPDVSMetricTableVoltageEnergyOpHigh
ICGroupBenGroupPDVSMetricTableVoltageEnergyOpLow
ICGroupBenGroupPDVSMetricTableVoltageEnergyVDDSwitchLH
ICGroupBenGroupPDVSMetricTableVoltageLeakHigh
ICGroupBenGroupPDVSMetricTableVoltageLeakLow
ICGroupBenGroupPDVSMetricTableVoltageTiming
ICGroupBenGroupPDVSMetricTableVoltageTrends
ICGroupBenGroupPDVSMetricTableVoltageVDDSwitchLHDelay
ICGroupBenGroupPDVSOceanDoc
ICGroupBenGroupPDVSSkillDoc
ICGroupBenGroupPTMGraphicalInterface
ICGroupBenGroupProcessCharacterization
ICGroupBenGroupProcessCharacterizationBugList
ICGroupBenGroupProcessCharacterizationCVSTutorial
ICGroupBenGroupProcessCharacterizationFeatureList
ICGroupBenGroupProcessCharacterizationNewProcessTutorial
ICGroupBenGroupProcessCharacterizationNewTestTutorial
ICGroupBenGroupProcessCharacterizationTitbits
ICGroupBenGroupPuttyonClass
ICGroupBenGroupPyCell
ICGroupBenGroupPyCellStandardCellGenerator
ICGroupBenGroupRemoveDuplicateLines
ICGroupBenGroupST120
ICGroupBenGroupST90
ICGroupBenGroupSVN
ICGroupBenGroupSVNStructure
ICGroupBenGroupSVNUnix
ICGroupBenGroupSchedules
ICGroupBenGroupServerLoad
ICGroupBenGroupServersList
ICGroupBenGroupSetSkillPath
ICGroupBenGroupSetupSimulation
ICGroupBenGroupSubvtFPGA
ICGroupBenGroupSubvtFPGAFinalTapout
ICGroupBenGroupSubvtFPGAPreliminaryTapeout
ICGroupBenGroupSubvtFPGATapeoutSchedule
ICGroupBenGroupSubvtFPGAToolFlow
ICGroupBenGroupSubvtFPGAWeeklyUpdate01052013
ICGroupBenGroupSubvtFPGAWeeklyUpdate01232013
ICGroupBenGroupSubvtFPGAWeeklyUpdate01302013
ICGroupBenGroupSubvtFPGAWeeklyUpdate02062013
ICGroupBenGroupSubvtFPGAWeeklyUpdate02202013
ICGroupBenGroupSubvtFPGAWeeklyUpdate02272013
ICGroupBenGroupSubvtFPGAWeeklyUpdate03062013
ICGroupBenGroupSubvtFPGAWeeklyUpdate03132013
ICGroupBenGroupSubvtFPGAWeeklyUpdate03202013
ICGroupBenGroupSubvtFPGAWeeklyUpdate04032013
ICGroupBenGroupSubvtFPGAWeeklyUpdate04102013
ICGroupBenGroupSubvtFPGAWeeklyUpdate04172013
ICGroupBenGroupSubvtFPGAWeeklyUpdate04242013
ICGroupBenGroupSubvtFPGAWeeklyUpdate05012013
ICGroupBenGroupSubvtFPGAWeeklyUpdate05152013
ICGroupBenGroupSubvtFPGAWeeklyUpdate05292013
ICGroupBenGroupSubvtFPGAWeeklyUpdate06122013
ICGroupBenGroupSubvtFPGAWeeklyUpdate06192013
ICGroupBenGroupSubvtFPGAWeeklyUpdate07032013
ICGroupBenGroupSubvtFPGAWeeklyUpdate07102013
ICGroupBenGroupSubvtFPGAWeeklyUpdate07182012
ICGroupBenGroupSubvtFPGAWeeklyUpdate07242013
ICGroupBenGroupSubvtFPGAWeeklyUpdate07252012
ICGroupBenGroupSubvtFPGAWeeklyUpdate08012012
ICGroupBenGroupSubvtFPGAWeeklyUpdate08082012
ICGroupBenGroupSubvtFPGAWeeklyUpdate08152012
ICGroupBenGroupSubvtFPGAWeeklyUpdate08222012
ICGroupBenGroupSubvtFPGAWeeklyUpdate08292012
ICGroupBenGroupSubvtFPGAWeeklyUpdate09192012
ICGroupBenGroupSubvtFPGAWeeklyUpdate10032012
ICGroupBenGroupSubvtFPGAWeeklyUpdate10102012
ICGroupBenGroupSubvtFPGAWeeklyUpdate10172012
ICGroupBenGroupSubvtFPGAWeeklyUpdate10242012
ICGroupBenGroupSubvtFPGAWeeklyUpdate10312012
ICGroupBenGroupSubvtFPGAWeeklyUpdate11072012
ICGroupBenGroupSubvtFPGAWeeklyUpdate11142012
ICGroupBenGroupSubvtFPGAWeeklyUpdate11212012
ICGroupBenGroupSubvtFPGAWeeklyUpdate11282012
ICGroupBenGroupSubvtFPGAWeeklyUpdate12052012
ICGroupBenGroupSubvtFPGAWeeklyUpdate12122012
ICGroupBenGroupSubvtFPGAWeeklyUpdate12192012
ICGroupBenGroupTCSHLibrary
ICGroupBenGroupUSVN
ICGroupBenGroupUgradResearch
ICGroupBenGroupVNConCLASS
ICGroupBenGroupVsourceInvScript
ICGroupBenGroupVsourceScript
ICGroupBenGroupWorkingSchedule
ICGroupBenGroupicfb&Virtuoso
ICGroupConventions
ICGroupGrantOpps
ICGroupHighPerformanceLowPower
ICGroupLPADC
ICGroupMain
ICGroupMixedSignal
ICGroupMixedSignalHofeInstructions
ICGroupRLPVLSIGroupVerification
ICGroupRiceHallPrinters
ICGroupRobustLowPowerVLSIGroup
ICGroupRobustLowPowerVLSIGroupLab
ICGroupSRAMTool
ICGroupStan StackedSRAM
ICGroupStanStackedSRAM
ICGroupsBenGroupStimulusFile
INERTIAGroup
InstructionsFor RDT
InstructionsForSwitchingFromIcfbToVirtuoso
InternshipLogistics
Introduction
JiaweiHuangECE6502Project
JiaweiHuangOnVNC
JiaweiHuangPendingIssues
JiaweiHuangProgress
JiaweiHuangProposal
JiaweiHuangReport
JosephRyan ECE6502 FPGAProject
JosephRyan ECE6502 FPGAProject Proposal
JosephRyan ECE6502 FPGAProject Report
KyleCraigECE6502Project
Lab Equipment
LabVIEWOverview
LabViewOverview
LeakageReductionGroupPage
LibertyFileCharacterization
List
LogicAnalyzer
LogicAnalyzerTutorial
LowPowerSOCs deliberatepractice
LowPowerSiteDefinitionFile
MITLL NBTI Measurements
MITLL PMOS Measurements
MSP430
MSP430Documentation
MSP430Intro
MSP430PeriphsandPG
MSSS
Main Page
MakeCadenceLowPowerFrontend
Math132Coding
Math231Coding
MatlabScripts
MediaWiki:Breadcrumbs
MicrosoftOffice
Mid-termReview
Minpower
MirceaStanProjectTopics
MiscMain
MitLl2010
MixedSignalSynthesis
ModuleCompiler
MoreOnPrinting
MouseSensors
Multi VDD Flow
Multi-VDD Design Flow
NBTI Journal
NOR Layout
NTC Synthesis Flow
NangateLibrary
NanoEncoding
NanosimConfig
NanosimCosmoscope
NanosimTips
NanosimUsing
NanosimVector
NedBrushFirefoxInfo
NedBrushWorkJournal
No Access
OMCL
OceanTips
Op
Or1200Synthesis
PADS COBTUTORIAL
PCBTutorial
PDVS
PDVSHardwareDesign
PDVSStandardCell
PTScript
Paper highlights
PaperFormat
PatternSkinUserViewTemplate
PortingSocks
PowerAwareCircuitsWithDvsChongHuAndKamaramMunira
PrgFIR
ProblemsAndDiscussion
ProctoringProcedures
ProjectProposal
Proposal
PrototypeRev1
Publications/Dissertations
PuqingWuASICProject
PyCellStudio
PycellTutorialForACross-coupledSRAMCell
Pyros
PythonClarifications
PythonTexoInterface
QiangYuECE6502Project
QualifierStudyGroupVLSI
Question List for Cadence Training
QuestionsMain
RFIDchip
ReadingGroup
ReadingGroupWeek1
ReadingGroupWeek2
ReadingGroupWeek3
ReadingGroupWeek4
Recov
Reference
RelFlow
ReliabilitySensors
Report
ResearchBme
ResearchBmeUS
ResearchBmeUSCMUT
ResearchBmeUSCMUTCPD
ResearchBmeUSCMUTEtchCr
ResearchBmeUSCMUTEvaporator
ResearchBmeUSCMUTLiftoff
ResearchBmeUSCMUTLiftoff2
ResearchBmeUSCMUTPECVD
ResearchBmeUSCMUTPhotolith4110
ResearchBmeUSCMUTPhotolith5214
ResearchBmeUSCMUTPhotoreversal
ResearchBmeUSCMUTProcess
ResearchBmeUSCMUTTrion
ResearchBmeUSCMUTnLOF2020
ResearchBmeUSCMUTnLOF2070
ResearchBmeUSITOcluster
ResearchBmeUSJournalImpactFactor
ResearchBmeUSJournalsImpactFactors
ResearchBmeUSSW
ResearchBmeUSSW PZTrepoling
ResearchBmeUSSWData
ResearchBmeUSSWEpoxy
ResearchBmeUSSWFablimits
ResearchBmeUSSWInterconnect
ResearchBmeUSSWPLD
ResearchBmeUSSWTransducerParameters
ResearchBmeUltrasoundDelfi
ResearchBmeUltrasoundMisc
ResearchBmeUltrasoundTechnicalPapers
ResearchBmeUltrasoundUltrasonixScanner
ResearchEce
Runjie Liang ECE6502 Federation
SDCI
SRAM Generation
SUPR Model
SUPRTutorial
SaadMSP430Notes
Safety Tips
SatyaProposal
SatyaReport
SatyaReview
SatyaTASG
ScanChainTesting
SchematicCaptureWithVirtuosoSchematicEditor
Scripts
SeanMooreStatus
SecureRemoteDesktop
SettingUpTSMC65PDK
Simulink
SpectreTips
StackedCore
StackedSRAM
Standard Cell Tests
StartingWithSOCKS
SttRam
SudhanshuKhannaProposal
SudhanshuKhannaReport
SudhanshuKhannaReview
SudhanshuKhannaSSTA
SupersetAdder
SupersetAdderDesignWare
Synopsys
Synphony
SynthFlowAbstractGen
SynthFlowAbstractScript
SynthFlowAutoLayFromSch
SynthFlowClockGating
SynthFlowCriticalBlockSimulation
SynthFlowEncounter
SynthFlowEncounterILM
SynthFlowEncounterPowerDomains
SynthFlowILMAbout
SynthFlowImportToCadence
SynthFlowImportToCadence2012
SynthFlowImportToCadenceSKILL
SynthFlowLayoutToCadence
SynthFlowModelSim
SynthFlowPWLSource
SynthFlowPadRing
SynthFlowRTLCompiler
SynthFlowRTLCompilerILM
SynthFlowRecommendedSchedule
SynthFlowScripted
SynthFlowScripting
SynthFlowSimulation
SynthFlowSimulation2012
SynthFlowSubmitToMOSIS
SynthFlowTopLevel
SynthFlowTopLevelDRCandLVS
SynthFlowTopLevelLayout
SynthFlowTopLevelRouting
SynthFlowWritingGoodVerilog
Synthesis
Synthesis2
SynthesisFlow
TCADTutorials
TDS2000ScreenCap
Talk:ECEComputingHowTo
Talk:ICGroupBenGroupPyCellStandardCellGenerator
Talk:ToolsSynopsysTutorialsBasicFormality
Talk:ToolsSynopsysTutorialsBasicICC
TechnologyComputerAidedDesign-TCAD
Temp Sens Test Plan 1
Temp Sens Test Plan 2
Temp Sens Test Plan 3
Temp Vref Test Plan
Template:Infobox website
Template:SetUp
Template:UVaIC
TennyJR OVEN
Test
TestTutorial
Thin pad2pin
ThinChiplet
Timing HeaderW
ToolsCadenceMain
ToolsCadencePrinting
ToolsCadenceSharingLibraries
ToolsCadenceSimulationHowtos
ToolsCadenceSimulationModelsMain
ToolsCadenceSimulationModelsPTMspectre
ToolsCadenceSimulationOCEAN
ToolsCadenceSimulationOCEANHofe
ToolsCadenceSimulationOCEANtoMatlab
ToolsCadenceSimulationResultsbrowser
ToolsCadenceSimulationTutorialNote
ToolsCadenceTipsAndTricks
ToolsCadenceTutorialsAsic
ToolsCadenceTutorialsAsicAbgen
ToolsCadenceTutorialsBasic
ToolsCadenceTutorialsBasicInverter0p6um
ToolsCadenceTutorialsBasicInverterFreePDK
ToolsCadenceTutorialsBasicLVS0p6um
ToolsCadenceTutorialsBasicLVSFreePDK
ToolsCadenceTutorialsBasicLayout0p6um
ToolsCadenceTutorialsBasicLayoutFreePDK
ToolsCadenceTutorialsBasicLinux
ToolsCadenceTutorialsBasicNXClient
ToolsCadenceTutorialsBasicNXClient4p0
ToolsCadenceTutorialsBasicPyCellInstall
ToolsCadenceTutorialsBasicSKILL0p6um
ToolsCadenceTutorialsBasicSKILLFreePDK
ToolsCadenceTutorialsBasicSimulation0p6um
ToolsCadenceTutorialsBasicSimulationFreePDK
ToolsCadenceTutorialsBasicSimulationOcean0p6um
ToolsCadenceTutorialsBasicSimulationOceanFreePDK
ToolsCadenceTutorialsBasicUnix
ToolsCadenceVerilogIn
ToolsCliosoft
ToolsLabVIEW
ToolsMain
ToolsMatlabFiguresNiceFormatting
ToolsMatlabMain
ToolsSimulationMemory
ToolsSimulationMemoryStaticNoiseMargin
ToolsSpectreMain
ToolsSpectreSimOcean
ToolsSpectreSimOceanCorners
ToolsSpectreSimOceanMonteCarlo
ToolsSynopsysMain
ToolsSynopsysTutorialsBasicDC
ToolsSynopsysTutorialsBasicDCNEW
ToolsSynopsysTutorialsBasicFormality
ToolsSynopsysTutorialsBasicFormalityNEW
ToolsSynopsysTutorialsBasicHSPICE
ToolsSynopsysTutorialsBasicHSPICENEW
ToolsSynopsysTutorialsBasicHercules
ToolsSynopsysTutorialsBasicHerculesNEW
ToolsSynopsysTutorialsBasicICC
ToolsSynopsysTutorialsBasicICCNEW
ToolsSynopsysTutorialsBasicLinux
ToolsSynopsysTutorialsBasicLinuxNEW
ToolsSynopsysTutorialsBasicNXClient
ToolsSynopsysTutorialsBasicNXClientNEW
ToolsSynopsysTutorialsBasicPT
ToolsSynopsysTutorialsBasicPTNEW
ToolsSynopsysTutorialsBasicStarRC
ToolsSynopsysTutorialsBasicStarRCNEW
ToolsSynopsysTutorialsBasicTetraMAX
ToolsSynopsysTutorialsBasicTetraMAXNEW
ToolsSynopsysTutorialsBasicVCS
ToolsSynopsysTutorialsBasicVCSNEW
ToolsSynopsysTutorialsHowToSetupHSIMandHSPICE
TransducerParameters
TransmissionGateLayout
TransmitReceiveStructures
Tutorial1
Tutorial2
Tutorial3
Tutorial4
Tutorial5
Tutorials And Scripts
Tutorials/Scripts
TwoPhase
ULPClocking
UVaReimbursements
UltrasonixGettingStarted
UltrasonixSignup
Useful Info and Tips
UsefulInfoandTips
User talk:ItaloArmenti
User talk:WeiZhang
User:AshleyMorse
User:JonathanBolus
User:SeanMoore
User:WeiZhang
Usergroup:BME
Usergroup:Bengroup
Usergroup:UVA
Usergroup:UVAICs
UsingKeithley2400
UsingLabviewForDRVTesting
UsingUltrasimForSpectreNetlist
VPR5p0Tutorial
VTR1p0Tutorial
Versys
VersysHardware
ViPro
Video Conferencing
VirtuosoTips
WireModeling
WirelessHeartRateMonitor
Work Groups
YanqingZhangDesignReview
YanqingZhangFinalReport
YanqingZhangProposal
Zotero How-To for HPLP
ZoteroForHPLP
ΣΔADCsynthesis
--END--